530NC1086M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530NC1086M00DGR

530NC1086M00DGR: DescriptionLVDS Output Clock Oscillator, 1086MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NC1086M00DGR Overview

LVDS Output Clock Oscillator, 1086MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NC1086M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1086 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

AVK200 home theater amplifier and maintenance 01

Tested voltage stabilized power supply circuit diagram

High-performance DC regulated power supply circuit diagram produced by MC3346

CW9300 series music integrated circuit

N-phase beat pulse source circuit diagram

Receiving circuit composed of SJ04E

About SD card for AM3359 SK system: I have tested it and it works with either a 4G or 8G SD card, but it has to be a class 4 one. I used a 4G one from Kingston and an 8G one from Sandisk and they both work....; 雷公 DSP and ARM Processors

Year-end summary 2015 has gone quietly, and 2016 has come quietly: [i=s]This post was last edited by damiaa on 2016-1-5 09:31[/i] [size=5][color=#008080]2015 has gone quietly, and 2016 has quietly arrived[/color] [/size][size=3][color=#006400]At the end of each year,...; damiaa Talking

Are these two sentences the same?: From EEWORLD cooperation group: arm linux fpga embedded 0 (49900581) Group leader: wangkj I have a question: GPBCON = (<<(5*2)); BPB5 is set as output; Is it the same as this sentence BPBCON＝ 0X FFFFE...; IC-leguan FPGA/CPLD

Everyone is in danger this winter, so shouldn't we just move forward positively?: It is said that the economy is in recession now, especially in the IT industry. White-collar workers in Beijing and Shanghai are in danger. 178 companies have submitted a list of layoffs. I am in Shen...; 远在天边 Talking

After you buy a new mobile phone, what do you usually do with the old one?: [i=s]This post was last edited by qwqwqw2088 on 2019-5-4 19:10[/i] [color=#333333][font=Arial, "][size=5]After buying a new mobile phone, what do you usually do with the old one?[/size][/font][/color]...; qwqwqw2088 Talking

AC RMS FPGA Utility: clk: system clock; rst: reset signal clk1us: the clock for sampling AC signals; pulse: AC signal zero-crossing square wave data: sine input data rms_div: The sum of the sampled data in one cycle accor...; eeleader FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components