EEWORLDEEWORLDEEWORLD

Part Number

Search

KSC3552N

Description
Power Bipolar Transistor, 12A I(C), 800V V(BR)CEO, 1-Element, NPN, Silicon, Plastic/Epoxy, 3 Pin, TO-3P, 3 PIN
CategoryDiscrete semiconductor    The transistor   
File Size54KB,5 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric Compare View All

KSC3552N Overview

Power Bipolar Transistor, 12A I(C), 800V V(BR)CEO, 1-Element, NPN, Silicon, Plastic/Epoxy, 3 Pin, TO-3P, 3 PIN

KSC3552N Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerFairchild
Parts packaging codeTO-3P
package instructionTO-3P, 3 PIN
Contacts3
Reach Compliance Codeunknown
Other featuresHIGH RELIABILITY
Maximum collector current (IC)12 A
Collector-emitter maximum voltage800 V
ConfigurationSINGLE
Minimum DC current gain (hFE)10
JESD-30 codeR-PSFM-T3
JESD-609 codee0
Number of components1
Number of terminals3
Maximum operating temperature150 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Polarity/channel typeNPN
Maximum power dissipation(Abs)150 W
Certification statusNot Qualified
surface mountNO
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal locationSINGLE
Maximum time at peak reflow temperatureNOT SPECIFIED
transistor applicationsSWITCHING
Transistor component materialsSILICON
Nominal transition frequency (fT)15 MHz
Base Number Matches1
KSC3552
KSC3552
High Voltage and High Reliabilty
• High Speed Switching
• Wide SOA
1
TO-3P
1.Base 2.Collector 3.Emitter
NPN Silicon Transistor
Absolute Maximum Ratings
T
C
=25°C unless otherwise noted
Symbol
V
CBO
V
CEO
V
EBO
I
C
I
CP
I
B
P
C
T
J
T
STG
Collector-Base Voltage
Collector-Emitter Voltage
Emitter-Base Voltage
Collector Current (DC)
Collector Current (Pulse)
Base Current
Collector Dissipation (T
C
=25°C)
Junction Temperature
Storage Temperature
Parameter
Value
1100
800
7
12
30
6
150
150
- 55 ~ 150
Units
V
V
V
A
A
A
W
°C
°C
Electrical Characteristics
T
C
=25°C unless otherwise noted
Symbol
BV
CBO
BV
CEO
BV
EBO
V
CEX
(sus)
I
CBO
I
EBO
h
FE1
h
FE2
V
CE
(sat)
V
BE
(sat)
C
ob
f
T
t
ON
t
STG
t
F
Parameter
Collector-Base Breakdown Voltage
Collector-Emitter Breakdown Voltage
Emitter-Base Breakdown Voltage
Collector-Emitter Sustaining Voltage
Collector Cut-off Current
Emitter Cut-off Current
DC Current Gain
Collector-Emitter Saturation Voltage
Base-Emitter Saturation Voltage
Output Capacitance
Current Gain Bandwidth Product
Turn ON Time
Storage Time
Fall Time
Test Condition
I
C
= 1mA, I
E
= 0
I
C
= 5mA, I
B
= 0
I
E
= 1mA, I
C
= 0
I
C
= 6A, I
B1
= -I
B2
= 1.2A
L = 500µH, Clamped
V
CB
= 800V, I
E
= 0
V
EB
= 5V, I
C
= 0
V
CE
= 5V, I
C
= 0.8A
V
CE
= 5V, I
C
= 4A
I
C
= 6A, I
B
= 1.2A
I
C
= 6A, I
B
= 1.2A
V
CB
= 10V, f = 1MHz
V
CE
= 10V, I
C
= 0.8A
V
CC
= 400V
51
B1
= -2.5I
B2
= I
C
= 8A
R
L
= 50Ω
215
15
0.5
3
0.3
10
8
Min.
1100
800
7
800
10
10
40
2
1.5
V
V
pF
MHz
µs
µs
µs
Typ.
Max.
Units
V
V
V
V
µA
µA
h
FE
Classificntion
Classification
h
FE
N
10 ~ 20
R
15 ~ 30
O
20 ~ 40
©2001 Fairchild Semiconductor Corporation
Rev. A1, June 2001

KSC3552N Related Products

KSC3552N KSC3552O KSC3552R
Description Power Bipolar Transistor, 12A I(C), 800V V(BR)CEO, 1-Element, NPN, Silicon, Plastic/Epoxy, 3 Pin, TO-3P, 3 PIN Power Bipolar Transistor, 12A I(C), 800V V(BR)CEO, 1-Element, NPN, Silicon, Plastic/Epoxy, 3 Pin, TO-3P, 3 PIN Power Bipolar Transistor, 12A I(C), 800V V(BR)CEO, 1-Element, NPN, Silicon, Plastic/Epoxy, 3 Pin, TO-3P, 3 PIN
Is it Rohs certified? incompatible incompatible incompatible
Parts packaging code TO-3P TO-3P TO-3P
package instruction TO-3P, 3 PIN FLANGE MOUNT, R-PSFM-T3 FLANGE MOUNT, R-PSFM-T3
Contacts 3 3 3
Reach Compliance Code unknown unknown unknown
Other features HIGH RELIABILITY HIGH RELIABILITY HIGH RELIABILITY
Maximum collector current (IC) 12 A 12 A 12 A
Collector-emitter maximum voltage 800 V 800 V 800 V
Configuration SINGLE SINGLE SINGLE
Minimum DC current gain (hFE) 10 20 8
JESD-30 code R-PSFM-T3 R-PSFM-T3 R-PSFM-T3
JESD-609 code e0 e0 e0
Number of components 1 1 1
Number of terminals 3 3 3
Maximum operating temperature 150 °C 150 °C 150 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form FLANGE MOUNT FLANGE MOUNT FLANGE MOUNT
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Polarity/channel type NPN NPN NPN
Maximum power dissipation(Abs) 150 W 150 W 150 W
Certification status Not Qualified Not Qualified Not Qualified
surface mount NO NO NO
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE
Terminal location SINGLE SINGLE SINGLE
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
transistor applications SWITCHING SWITCHING SWITCHING
Transistor component materials SILICON SILICON SILICON
Nominal transition frequency (fT) 15 MHz 15 MHz 15 MHz
Base Number Matches 1 1 1
I have encountered this problem twice, do you know what is going on?
I have encountered the problem in the picture twice. Once, I used a transistor to build an amplifier circuit. When amplifying a square wave, the output signal became the shape in the picture. This tim...
mikegody Analog electronics
430F5438 information
The information provided with 430x54xx is hopefully helpful for those who are just starting to learn about 5 series microcontrollers like me....
yygyfjkihag Microcontroller MCU
2008 Olympics puts IT infrastructure in healthcare industry to the test
For many sports fans, the Olympics is a grand gathering; for organizers and local governments, the Olympics is an unprecedented test. In a short period of time, with so many athletes, officials and vi...
dtcxn Medical Electronics
How to connect two inout interfaces in CPLD? Please don't pass by, come in and tell us your solution, and we will reward you.
The problem is this: a CPLD is connected to two I2C interfaces, namely scl, sda and scl1, sda1, how to connect these two I2C. (scl, sda is the host I2C, scl1, sda1 is the slave I2C) Related informatio...
Crazy_HUA FPGA/CPLD
Renesas chip, UART2 (p03, p04) controls input reading and output high and low levels
When using Renesas, I encountered an operation of UART2 entering low power consumption. I found that when configuring it as a normal IO, the P04 pin was used as an input and read as a low level. Even ...
李晋南 Renesas Electronics MCUs
Embedded group, LINUX group, VC group, hacker group, ASP group, economic group
Welcome everyone to join: Hacker developer group: 18605156, 48490346, 17795088, 48490503 VC group: 18607590 ASP group: 48490599 Embedded group: 33956012 Please write your reason for joining. LINUX gro...
ztttt2001 Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2305  944  101  789  273  47  20  3  16  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号