AM49DL640BG35IT datasheet, PDF

Datasheet> All Categories > AM49DL640BG35IT

Preview

AM49DL640BG35IT: DescriptionStacked Multi-Chip Package (MCP) Flash Memory and SRAM; File Size558KB，62 Pages; ManufacturerSPANSION; Websitehttp://www.spansion.com/

Download Datasheet View All

AM49DL640BG35IT Overview

Stacked Multi-Chip Package (MCP) Flash Memory and SRAM

Preview

Download Datasheet

View All

Am49DL640BG

Data Sheet

July 2003

The following document specifies Spansion memory products that are now offered by both Advanced

Micro Devices and Fujitsu. Although the document is marked with the name of the company that orig-

inally developed the specification, these products will be offered to customers of both AMD and

Fujitsu.

Continuity of Specifications

There is no change to this datasheet as a result of offering the device as a Spansion product. Any

changes that have been made are the result of normal datasheet improvement and are noted in the

document revision summary, where supported. Future routine revisions will occur when appropriate,

and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

AMD and Fujitsu continue to support existing part numbers beginning with “Am” and “MBM”. To order

these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local AMD or Fujitsu sales office for additional information about Spansion

memory solutions.

Publication Number

26090

Revision

Amendment

Issue Date

March 8, 2002

P R E L I M I N A R Y

TABLE OF CONTENTS

Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 5

MCP Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . 5

Flash Memory Block Diagram. . . . . . . . . . . . . . . . 6

Connection Diagram . . . . . . . . . . . . . . . . . . . . . . . . 7

Special Package Handling Instructions .................................... 7

Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 9

MCP Device Bus Operations . . . . . . . . . . . . . . . . 10

Table 1. Device Bus Operations—Flash Word Mode, CIOf = V

... 10

Table 2. Device Bus Operations—Flash Byte Mode, CIOf = V

..... 11

Figure 4. Erase Operation.............................................................. 28

Table 12. Am29DL640G Command Definitions .............................. 29

Flash Write Operation Status . . . . . . . . . . . . . . . 30

DQ7: Data# Polling ................................................................. 30

Figure 5. Data# Polling Algorithm .................................................. 30

RY/BY#: Ready/Busy# ............................................................ 31

DQ6: Toggle Bit I .................................................................... 31

Figure 6. Toggle Bit Algorithm........................................................ 31

Flash Device Bus Operations . . . . . . . . . . . . . . . 12

Word/Byte Configuration ........................................................ 12

Requirements for Reading Array Data ................................... 12

Writing Commands/Command Sequences ............................ 12

Accelerated Program Operation .......................................... 12

Autoselect Functions ........................................................... 12

Simultaneous Read/Write Operations with Zero Latency ....... 12

Standby Mode ........................................................................ 13

Automatic Sleep Mode ........................................................... 13

RESET#: Hardware Reset Pin ............................................... 13

Output Disable Mode .............................................................. 13

Table 3. Am29DL640G Sector Architecture ....................................14

Table 4. Bank Address ....................................................................17

Table 5. SecSi Sector Addresses ...............................................17

DQ2: Toggle Bit II ................................................................... 32

Reading Toggle Bits DQ6/DQ2 ............................................... 32

DQ5: Exceeded Timing Limits ................................................ 32

DQ3: Sector Erase Timer ....................................................... 32

Table 13. Write Operation Status ................................................... 33

Absolute Maximum Ratings . . . . . . . . . . . . . . . . 34

Figure 7. Maximum Negative Overshoot Waveform ...................... 34

Figure 8. Maximum Positive Overshoot Waveform........................ 34

Flash DC Characteristics . . . . . . . . . . . . . . . . . . 35

CMOS Compatible .................................................................. 35

Figure 9. I

CC1

Current vs. Time (Showing Active and

Automatic Sleep Currents) ............................................................. 37

Figure 10. Typical I

CC1

vs. Frequency ............................................ 37

Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . 38

Figure 11. Test Setup.................................................................... 38

Figure 12. Input Waveforms and Measurement Levels ................. 38

Sector/Sector Block Protection and Unprotection .................. 18

Table 6. Am29DL640G Boot Sector/Sector Block Addresses for Pro-

tection/Unprotection ........................................................................18

pSRAM AC Characteristics . . . . . . . . . . . . . . . . . 39

CE#s Timing ........................................................................... 39

Figure 13. Timing Diagram for Alternating

Between Pseudo SRAM to Flash................................................... 39

Write Protect (WP#) ................................................................ 19

Table 7. WP#/ACC Modes ..............................................................19

Read-Only Operations ........................................................... 40

Figure 14. Read Operation Timings ............................................... 40

Temporary Sector Unprotect .................................................. 19

Figure 1. Temporary Sector Unprotect Operation........................... 19

Figure 2. In-System Sector Protect/Unprotect Algorithms .............. 20

Hardware Reset (RESET#) .................................................... 41

Figure 15. Reset Timings ............................................................... 41

Word/Byte Configuration (CIOf) .............................................. 42

Figure 16. CIOf Timings for Read Operations................................ 42

Figure 17. CIOf Timings for Write Operations................................ 42

SecSi™ (Secured Silicon) Sector

Flash Memory Region ............................................................ 21

Hardware Data Protection ...................................................... 21

Low V

Write Inhibit ........................................................... 21

Write Pulse “Glitch” Protection ............................................ 22

Logical Inhibit ...................................................................... 22

Power-Up Write Inhibit ......................................................... 22

Common Flash Memory Interface (CFI) . . . . . . . 22

Table 8. CFI Query Identification String .......................................... 22

System Interface String................................................................... 23

Table 10. Device Geometry Definition ............................................ 23

Table 11. Primary Vendor-Specific Extended Query ...................... 24

Erase and Program Operations .............................................. 43

Figure 18. Program Operation Timings..........................................

Figure 19. Accelerated Program Timing Diagram..........................

Figure 20. Chip/Sector Erase Operation Timings ..........................

Figure 21. Back-to-back Read/Write Cycle Timings ......................

Figure 22. Data# Polling Timings (During Embedded Algorithms).

Figure 23. Toggle Bit Timings (During Embedded Algorithms)......

Figure 24. DQ2 vs. DQ6.................................................................

Temporary Sector Unprotect .................................................. 48

Figure 25. Temporary Sector Unprotect Timing Diagram .............. 48

Figure 26. Sector/Sector Block Protect and

Unprotect Timing Diagram ............................................................. 49

Flash Command Definitions . . . . . . . . . . . . . . . . 25

Reading Array Data ................................................................ 25

Reset Command ..................................................................... 25

Autoselect Command Sequence ............................................ 25

Enter SecSi™ Sector/Exit SecSi Sector

Command Sequence .............................................................. 25

Byte/Word Program Command Sequence ............................. 26

Unlock Bypass Command Sequence .................................. 26

Figure 3. Program Operation .......................................................... 27

Alternate CE#f Controlled Erase and Program Operations .... 50

Figure 27. Flash Alternate CE#f Controlled Write (Erase/Program)

Operation Timings.......................................................................... 51

Read Cycle ............................................................................. 52

Figure 28. Psuedo SRAM Read Cycle........................................... 52

Figure 29. Page Read Timing ........................................................ 53

Write Cycle ............................................................................. 54

Figure 30. Pseudo SRAM Write Cycle—WE# Control ................... 54

Figure 31. Pseudo SRAM Write Cycle—CE1#s Control ................ 55

Figure 32. Pseudo SRAM Write Cycle—

UB#s and LB#s Control.................................................................. 56

Chip Erase Command Sequence ........................................... 27

Sector Erase Command Sequence ........................................ 27

Erase Suspend/Erase Resume Commands ........................... 28

Flash Erase And Programming Performance . . 57

March 8, 2002

Am49DL640BG

Recommended Resources

Proximity sensor circuit diagram

Automatic delay power supply refrigerator protector circuit

ECL to VMOS interface circuit

Minimum system circuit of XC4003

Electronic ballast 59 circuit for fluorescent lamps

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components