54RHSC86CS datasheet, PDF - EEWORLD Datasheet

54RHSC86CS: DescriptionXOR Gate, HSC Series, 4-Func, 2-Input, CMOS, CDIP14; Categorylogic logic; File Size2MB，84 Pages; ManufacturerDynex; Websitehttp://www.dynexsemi.com/

Download Datasheet Parametric View All

54RHSC86CS Overview

XOR Gate, HSC Series, 4-Func, 2-Input, CMOS, CDIP14

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	DIP, DIP14,.3
Reach Compliance Code	unknown
Other features	RADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHNOLOGY
series	HSC
JESD-30 code	R-CDIP-T14
JESD-609 code	e0
Load capacitance (CL)	50 pF
Logic integrated circuit type	XOR GATE
MaximumI(ol)	0.009 A
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Prop。Delay @ Nom-Sup	22 ns
propagation delay (tpd)	20 ns
Certification status	Not Qualified
Schmitt trigger	NO
Filter level	38535V;38534K;883S
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
total dose	100k Rad(Si) V
Base Number Matches	1

Differences between Xilinx calling IPcore and primitives: Some Xilinx FPGAs can instantiate some special functions through primitive calls, such as: ODDR2, IOBUF, ISERDES2, OSERDES2, etc.Some IP cores can be used to instantiate some special functions, such a...; fangliball FPGA/CPLD

What is this section calculating?: Is there any expert who can understand what the following program is doing? MOV A,4AH MOV R0,A ANL A,#0FEH JNZ Q168A ;(4AH)!=1 Q168A: CLR C ; (4AH)=1 MOV A,44H ANL A,#03H ADD A,R0 MOV R0,A MOV A,R0 AN...; ericwx MCU

Advantech PCL 816: This is my first time debugging a board, and I want to know how the board is initialized, how the channel is selected, how the AD conversion is triggered, how the data is read, etc. Why is the DRDY bi...; hsd325 Embedded System

GD32F350 is easy to use: [i=s]This post was last edited by le062 on 2020-1-19 12:58[/i]As the title says, I wasted a whole night and basically confirmed that it was a big pit. The phenomenon is that within a short time after ...; le062 GD32 MCU

Industrial and Automation Solutions Collection: Industrial Automation and Control Industry 4.0 is driving the digitization and transformation of the manufacturing industry. By combining Industry 4.0 models with advanced analytics, artificial intell...; dancerzj Robotics Development

Difference between blocking and non-blocking statements: module DataBusOfBus(DataBus,link_bus,write); inout[11:0] DataBus; input link_bus; reg [11:0] outsigs;assign DataBus=(link_bus)?outsigs:12'hzzz;always @(posedge write)beginoutsigs=DataBus*5;endendmodul...; leomeng FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components