531EC574M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531EC574M000DG

531EC574M000DG: DescriptionLVPECL Output Clock Oscillator, 574MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EC574M000DG Overview

LVPECL Output Clock Oscillator, 574MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EC574M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	574 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Do you know the possible factors that cause the analog quantity to be interfered with?

Qianhe 100Hz signal frequency pulse charging electric bicycle battery circuit

Y, y connected transformer lightning protection wiring

SH-841 Holiday Lights ASIC

Simple hybrid dimmer circuit

Multiple motor self-excited braking circuit

What is the reason for the contacts of the contactor used for lighting distribution in the steel plant to burn?: What is the reason for the contacts of the contactor used for lighting distribution in the steel plant to burn? Our company recently adopted LC1-D245M7C AC contactor for lighting power distribution in...; eeleader-mcu Industrial Control Electronics

Please help analyze why intLock cannot lock the interrupt: One of the company's projects uses MIPS CPU and found that calling intLock() is invalid, but various interrupts are still generated. The code disassembled by IDA is as follows: .text:80050524 # ======...; wisyjt Embedded System

2014 Jiangsu Province Electronic Design Competition Topic A (TI Cup): Quadcopter Competition Works: I am a student at Nanjing Normal University Xianlin Campus, and I participated in this year's TI Cup. I prepared for this electronic design competition for a long time, but I always thought that there...; 1201yuge Microcontroller MCU

Share the LED driver of DSPTMS320F28035: [list=1] [*][size=3]/************************************ [/size] [*][size=3]标题：LEDs.h [/size] [*][size=3]软件平台：DSP.com/forum.php?mod=forumdisplay&fid=58" target="_blank" class="relatedlink">CCS v5.2 [...; 灞波儿奔 DSP and ARM Processors

Using Power Management: Power management allows you to reduce overall power consumption by slowing down workstation activity when the workstation is idle. For more information about power consumption, refer to the HP Worksta...; zbz0529 Power technology

Suggestions on improving the operating functions of the Agilent InfiniVison DSO-X2012A oscilloscope: [i=s]This post was last edited by ylyfxzsx on 2017-9-8 01:45[/i] I bought this oscilloscope for work needs and because I have always had a soft spot for Agilent instruments. Then, when I was using it ...; ylyfxzsx Test/Measurement

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components