EEWORLDEEWORLDEEWORLD

Part Number

Search

BZV26/C0632/85

Description
Mains Power Connector, 6A, 250VAC, Male
CategoryThe connector    The connector   
File Size79KB,1 Pages
ManufacturerBULGIN
Websitehttp://www.bulgin.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

BZV26/C0632/85 Overview

Mains Power Connector, 6A, 250VAC, Male

BZV26/C0632/85 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerBULGIN
Reach Compliance Codecompliant
Connector typeMAINS POWER CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact point genderMALE
Contact materialNOT SPECIFIED
Coupling typeSNAP
DIN complianceNO
IEC complianceNO
MIL complianceNO
Power Connector Ratings6A, 250VAC
Manufacturer's serial numberBZV
Installation typePANEL
Total number of contacts3
Base Number Matches1
Newbie looking for advice
I wrote a program for a running light. The program is as follows: Press key 1, and the running light will light up one light from right to left for one second; press key 2, and the running light will ...
白小白 51mcu
There is only one power cord left, what do you do?
[size=2]I saw an interesting question: "Two years ago, on a construction site, the negative pole of a power cord connected to a camera was bitten by a rat. Now we need to find a way to light it up." I...
banana Industrial Control Electronics
Ultrasonic receiving circuit design
Master the design, simulation and debugging of ultrasonic receiving circuits. The gate width and gate front edge are adjustable from 10 to 100 μs, the gain is adjustable from 50 to 1000 times, and the...
hua365737717 stm32/stm8
The SD card driver is loaded successfully, but the corresponding folder cannot be seen under the file system? ? ? ?
My SD card is successfully driven under WinCE6.0, and I can see the size of my SD card in the Storage Manager of the Control Panel. I can also perform Format and New Partition actions, both of which a...
yjx356657845 Embedded System
DSP, FPGA clock line
I want to make a dual-port RAM or RAM in FPGA, but the DSP clock line is not introduced to the FPGA. What should I do? I have read some information and found that the DSP peripheral clock line is intr...
hitszjia FPGA/CPLD
Please help me to see how to display the 3D model normally.
I successfully imported the .step file into the PCB components, and matched the pins with the pads, etc. After compiling, I checked and found that the 3D model can be displayed normally. However, afte...
北方的狼吉 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 12  619  1993  314  1090  1  13  41  7  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号