EEWORLDEEWORLDEEWORLD

Part Number

Search

IRKT72-16S90PBF

Description
109.9A, 1600V, SCR, TO-240AA
CategoryAnalog mixed-signal IC    Trigger device   
File Size166KB,10 Pages
ManufacturerInternational Rectifier ( Infineon )
Websitehttp://www.irf.com/
Environmental Compliance
Download Datasheet Parametric View All

IRKT72-16S90PBF Overview

109.9A, 1600V, SCR, TO-240AA

IRKT72-16S90PBF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerInternational Rectifier ( Infineon )
Reach Compliance Codecompliant
Shell connectionISOLATED
ConfigurationSERIES CONNECTED, 2 ELEMENTS
Maximum DC gate trigger current120 mA
Maximum DC gate trigger voltage2.5 V
Maximum holding current200 mA
JEDEC-95 codeTO-240AA
JESD-30 codeR-PUFM-X5
Number of components2
Number of terminals5
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum rms on-state current109.9 A
Maximum repetitive peak off-state leakage current20000 µA
Off-state repetitive peak voltage1600 V
Repeated peak reverse voltage1600 V
surface mountNO
Terminal formUNSPECIFIED
Terminal locationUPPER
Maximum time at peak reflow temperature40
Trigger device typeSCR
Base Number Matches1
Bulletin I27132 rev. D 09/97
IRK.71, .91 SERIES
THYRISTOR/ DIODE and
THYRISTOR/ THYRISTOR
Features
Electrically isolated: DBC base plate
3500 V
RMS
isolating voltage
Standard JEDEC package
Simplified mechanical designs, rapid assembly
Auxiliary cathode terminals for wiring convenience
High surge capability
Wide choice of circuit configurations
Large creepage distances
UL E78996 approved
NEW ADD-A-pak
TM
Power Modules
75 A
95 A
Description
These IRK series of NEW ADD-A-paks use power
diodes and thyristors in a variety of circuit configu-
rations. The semiconductor chips are electrically
isolated from the base plate, allowing common
heatsinks and compact assemblies to be built.
They can be interconnected to form single phase or
three phase bridges or AC controllers. These
modules are intended for general purpose high
voltage applications such as high voltage regulated
power supplies, lighting circuits, and temperature
and motor speed control circuits.
Major Ratings and Characteristics
Parameters
I
T(AV)
or I
F(AV)
@ 85°C
I
O(RMS)
(*)
I
TSM
@ 50Hz
I
FSM
@ 60Hz
I
2
t
@ 50Hz
@ 60Hz
I
2
√t
V
RRM
range
T
STG
T
J
(*) As AC switch.
IRK.71
75
165
1665
1740
13.86
12.56
138.6
IRK.91
95
210
1785
1870
15.91
14.52
159.1
Units
A
A
A
A
KA
2
s
KA
2
s
KA
2
√s
V
o
400 to 1600
- 40 to 125
- 40 to125
C
C
o
www.irf.com
1
[Video Sharing] BeagleBone Black Development Board Overview
BeagleBone Black development board parameters preview. Better, stronger, cheaper... What will you develop with it? [media=x,500,375]http://v.youku.com/v_show/id_XNTUzNzI5NDI0.html[/media]...
德州仪器_视频 DSP and ARM Processors
I have some experience with the problems I encountered when writing a matrix keyboard, but there are still some things I don’t understand. I would like to ask for help from an expert.
At the beginning, no matter how we wrote, there were problems with PD0 and PD1. Later we found out that PD0 and PB6 are connected together, and PD1 and PB7 are connected together. We used PB6 and PB7 ...
Laplacetwo Microcontroller MCU
AD10 cannot import Auto CAD files, how to solve it
When importing Auto CAD files, the file suffix shown in the picture below appears, and there is only this one. Please tell me how to set it so that I can import Auto CAD files. Thank you!...
Ashley_Zhai PCB Design
WINCE automatically runs application program when booting
Problem with automatic application running on WINCE startup I tried to make my application (MyApp.exe) automatically run on startup according to the following method, but it was unsuccessful. After st...
happywar Embedded System
Remote system upgrade
[b][font=楷体,楷体_GB2312][size=5]When updating the FPGA remotely via the network port, what file format should be written to the EPCs? [/size][/font][/b]...
hzwhg001 FPGA/CPLD
Please explain the meaning of the third sentence below
[size=5]Datain: in std_logic; signal Data_Buf: std_logic_vector(15 downto 0); Data_Buf <= Data_Buf(Data_Buf'high - 1 downto 0) & Datain; I don't understand vhdl language, please help me explain the ab...
kready FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2569  2263  2062  816  2257  52  46  42  17  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号