EEWORLDEEWORLDEEWORLD

Part Number

Search

531EC455M000DG

Description
LVPECL Output Clock Oscillator, 455MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531EC455M000DG Overview

LVPECL Output Clock Oscillator, 455MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EC455M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency455 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
How to make good use of the original application selection tool
Many manufacturers will provide some application selection tools. I used to think they were useless. Recently, I read an introduction and found that it was not entirely true. I would like to share it ...
xiaogangzhang Industrial Control Electronics
When does MSP430 capture mode TAR start counting?
Very urgent, please ask the expert!As shown in the figure, when Timer_A selects the capture mode, the rising edge triggers, then when does TAR start counting, does it start counting on the rising edge...
零晨 Microcontroller MCU
What is differential gain and differential phase?
Differential Gain and Differential Phase I encountered this problem when I was selecting an analog video amplifier chip. At that time, I didn't understand what this parameter of the amplifier meant. N...
shijizai Analog electronics
[Atmel SAM R21 Creative Competition Weekly Plan] + Run ZLLDemo
[Atmel SAM R21 Creative Competition Weekly Plan] + Run ZLLDemo 1. Burn bin file path: BitCloud_SAMR21_3_1_0\Evaluation Tools\ZLLDemo File: ZLLDemo_XPRO_ATSAMR21G18A_Bridge_Iar.bin ZLLDemo_XPRO_ATSAMR2...
蓝雨夜 Microchip MCU
About the chip and usage of speech recognition!
I want to design a phone that can recognize people's voices and automatically make calls! I don't know which chip can be used? Can you help me? Thank you!...
xiaoyu07057 Analog electronics
Software Overlay: Programming and Debugging (Transferred)
In recent years, in order to support greater hardware resources and more accurate algorithms, the software program codes in many applications have become larger and larger, but the price has become ch...
白丁 ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1198  2055  2247  1537  2135  25  42  46  31  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号