D405CH08FY5 datasheet, PDF - EEWORLD Datasheet

D405CH08FY5: DescriptionSilicon Controlled Rectifier, 2749A I(T)RMS, 800V V(DRM), 400V V(RRM), 1 Element; CategoryAnalog mixed-signal IC Trigger device; File Size273KB，5 Pages; ManufacturerIXYS

Download Datasheet Parametric View All

D405CH08FY5 Overview

Silicon Controlled Rectifier, 2749A I(T)RMS, 800V V(DRM), 400V V(RRM), 1 Element

Parameter Name	Attribute value
package instruction	DISK BUTTON, O-CEDB-N2
Reach Compliance Code	unknown
Other features	FAST
Nominal circuit commutation break time	55 µs
Configuration	SINGLE
Critical rise rate of minimum off-state voltage	200 V/us
Maximum DC gate trigger current	300 mA
Maximum DC gate trigger voltage	3 V
JESD-30 code	O-CEDB-N2
Number of components	1
Number of terminals	2
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	ROUND
Package form	DISK BUTTON
Certification status	Not Qualified
Maximum rms on-state current	2749 A
Maximum repetitive peak off-state leakage current	100000 µA
Off-state repetitive peak voltage	800 V
Repeated peak reverse voltage	400 V
surface mount	YES
Terminal form	NO LEAD
Terminal location	END
Trigger device type	SCR
Base Number Matches	1

Do you know the twelve functions of capacitors in circuits?: Capacitors are one of the most commonly used components in electronic design. So what role do capacitors play in circuits?[b]1. Bypass capacitors[/b][p=19, null, left][color=#222222][font=Helvetica,]T...; 模拟IC Analogue and Mixed Signal

I have never understood what is the relationship between IPM and IGBT?: From electronic engineer technical exchange (12425841)...; 灰飞-ing Industrial Control Electronics

I used model to simulate CPLD, but an error occurred while writing testbench. How can I solve it? Please give me some advice.: I wrote a CPLD program by myself and wanted to use modelsim to simulate it. So I wrote a testbench file in Quartus, but the error shown above appeared. Please help me. I would be grateful! ! ! ! [/siz...; zimiaoxinghan FPGA/CPLD

Using MSP430 in Code Composer Studio v5.1 Development Environment: It is recommended that you use CCSv5, as shown below[[i]This post was last edited by hansonhe on 2012-4-28 16:06[/i]]...; hansonhe Microcontroller MCU

New Spartan 3E Entry-Level Development Board and Atlys Spartan?-6 FPGA Development Kit: Specific information can be found on the official website..www.digilent.cn/...or go to the official website of Xilinx...Only pictures are posted below, pictures speak for themselves...If you are inter...; ganzai01 Buy&Sell

About TTL Inverter: When the TTL inverter input is low level, why is the output VCC-UR2-UBE3-UD2 instead of VCC-UR4-UCE3-UD2?...; aiwuxiao2016 Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components