EEWORLDEEWORLDEEWORLD

Part Number

Search

530QB1002M00DGR

Description
CMOS/TTL Output Clock Oscillator, 1002MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530QB1002M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1002MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QB1002M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1002 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Complete list of matlab commands!
This is the summary!Specific source!...
gaoxiao Microcontroller MCU
What is the real-time mode in CCS used for?
What is the real-time mode in CCS used for? I just saw a rude real-time mode in CCS 3.3. What does it mean?...
fangyu_99 DSP and ARM Processors
I want to ask why when I use the TPS54541 step-down chip to convert 25V to 12V, the output is about negative 1.5V?
I use TPS54541 step-down chip to convert 25V to 12V, why does it output about negative 1.5V? There are two boards, one board can output 12V normally, why does the other board output about -1.5V? What'...
wangjian Analogue and Mixed Signal
EEWORLD University Hall----Live Replay: New requirements for connectors in 5G multi-scenario terminal applications and Molex's 5G connection solutions
Live replay: New requirements for connectors in 5G multi-scenario terminal applications and Molex's 5G connection solutions : https://training.eeworld.com.cn/course/5847...
hi5 Integrated technical exchanges
Verilog syntax problem
input a; output [7:0] b; wire a; reg [7:0] b; /////////////////////////////////////////////// input wire a; output reg [7:0] b; Is there any difference between these two syntaxes?...
osoon2008 FPGA/CPLD
MSP430F1232 Minimum System Test MCU AD10 Programming
[backcolor=white][size=3][color=#000000]Test the MCU program, including the MCU initialization settings, clock, etc., mainly the AD module settings, and write the program through the 1232 routines on ...
Aguilera Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1587  2287  1221  1460  2055  32  47  25  30  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号