AT40K20AL-1BQI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> AT40K20AL-1BQI

AT40K20AL-1BQI: DescriptionField Programmable Gate Array, 1024 CLBs, 20000 Gates, CMOS, PQFP144; CategoryProgrammable logic devices Programmable logic; File Size1MB，55 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com

Download Datasheet Parametric View All

AT40K20AL-1BQI Overview

Field Programmable Gate Array, 1024 CLBs, 20000 Gates, CMOS, PQFP144

AT40K20AL-1BQI Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Microchip
package instruction	20 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, LQFP-144
Reach Compliance Code	unknown
Other features	MAXIMUM USABLE GATES 30000
Combined latency of CLB-Max	2.2 ns
JESD-30 code	S-PQFP-G144
JESD-609 code	e0
length	20 mm
Humidity sensitivity level	3
Configurable number of logic blocks	1024
Equivalent number of gates	20000
Number of entries	256
Number of logical units	1024
Output times	256
Number of terminals	144
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	1024 CLBS, 20000 GATES
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Encapsulate equivalent code	QFP144,.87SQ,20
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	225
power supply	3.3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	20 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Features

•

Ultra High Performance

– System Speeds to 100 MHz

– Array Multipliers > 50 MHz

– 10 ns Flexible SRAM

– Internal Tri-state Capability in Each Cell

FreeRAM

™

– Flexible, Single/Dual Port, Synchronous/Asynchronous 10 ns SRAM

– 2,048 - 18,432 Bits of Distributed SRAM Independent of Logic Cells

128 - 384 PCI Compliant I/Os

– Programmable Output Drive

– Fast, Flexible Array Access Facilitates Pin Locking

– Pin-compatible with XC4000, XC5200 FPGAs

8 Global Clocks

– Fast, Low Skew Clock Distribution

– Programmable Rising/Falling Edge Transitions

– Distributed Clock Shutdown Capability for Low Power Management

– Global Reset/Asynchronous Reset Options

– 4 Additional Dedicated PCI Clocks

Cache Logic

Dynamic Full/Partial Re-configurability In-System

– Unlimited Re-programmability via Serial or Parallel Modes

– Enables Adaptive Designs

– Enables Fast Vector Multiplier Updates

– QuickChange

™

Tools for Fast, Easy Design Changes

Pin-compatible Package Options

– Plastic Leaded Chip Carriers (PLCC)

– Thin, Plastic Quad Flat Packs (LQFP, TQFP, PQFP)

Industry-standard Design Tools

– Seamless Integration (Libraries, Interface, Full Back-annotation) with

Everest, Exemplar

™

, Mentor

, OrCAD

, Synopsys

, Verilog

, Viewlogic

Synplicity

– Timing Driven Placement & Routing

– Automatic/Interactive Multi-chip Partitioning

– Fast, Efficient Synthesis

– Over 75 Automatic Component Generators Create 1000s

of Reusable, Fully Deterministic Logic and RAM Functions

Easy Migration to Atmel Gate Arrays for High Volume Production

Supply Voltage 3.3V

5V I/O Tolerant

Green (Pb/Halide-free/RoHS Compliant) Package Options Available

•

5K - 50K Gates

Coprocessor

FPGA with

FreeRAM

™

AT40K05AL

AT40K10AL

AT40K20AL

AT40K40AL

•

2818F–FPGA–07/06

Table 1.

AT40KAL Family

(1)

Device

Usable Gates

Rows x Columns

Cells

Registers

RAM Bits

I/O (Maximum)

Note:

AT40K05AL

5K - 10K

16 x 16

256

496

(1)

2,048

128

AT40K10AL

10K - 20K

24 x 24

576

954

(1)

4,608

192

AT40K20AL

20K - 30K

32 x 32

1,024

1,520

(1)

8,192

256

AT40K40AL

40K - 50K

48 x 48

2,304

3,048

(1)

18,432

384

1. Packages with FCK will have 8 less registers.

Description

The AT40KAL is a family of fully PCI-compliant, SRAM-based FPGAs with distributed

10 ns programmable synchronous/asynchronous, dual-port/single-port SRAM, 8 global

clocks, Cache Logic ability (partially or fully reconfigurable without loss of data), auto-

matic component generators, and range in size from 5,000 to 50,000 usable gates. I/O

counts range from 128 to 384 in industry standard packages ranging from 84-pin PLCC

to 352-ball Square BGA, and support 3.3V designs.

The AT40KAL is designed to quickly implement high-performance, large gate count

designs through the use of synthesis and schematic-based tools used on a PC or Sun

platform. Atmel’s design tools provide seamless integration with industry standard tools

such as Synplicity, ModelSim, Exemplar and Viewlogic. See the “IDS Datasheet” avail-

able on the Atmel web site (http://www.atmel.com/atmel/acrobat/doc1421.pdf) for a list

of other supported tools.

The AT40KAL can be used as a coprocessor for high-speed (DSP/processor-based)

designs by implementing a variety of computation intensive, arithmetic functions. These

include adaptive finite impulse response (FIR) filters, fast Fourier transforms (FFT), con-

volvers, interpolators and discrete-cosine transforms (DCT) that are required for video

compression and decompression, encryption, convolution and other multimedia

applications.

Fast, Flexible and

Efficient SRAM

The AT40KAL FPGA offers a patented distributed 10 ns SRAM capability where the

RAM can be used without losing logic resources. Multiple independent, synchronous or

asynchronous, dual-port or single-port RAM functions (FIFO, scratch pad, etc.) can be

created using Atmel’s macro generator tool.

The AT40KAL’s patented 8-sided core cell with direct horizontal, vertical and diagonal

cell-to-cell connections implements ultra fast array multipliers without using any busing

resources. The AT40KAL’s Cache Logic capability enables a large number of design

coefficients and variables to be implemented in a very small amount of silicon, enabling

vast improvement in system speed at much lower cost than conventional FPGAs.

Fast, Efficient Array and

Vector Multipliers

AT40KAL Series FPGA

2818F–FPGA–07/06

AT40KAL Series FPGA

Cache Logic Design

The AT40KAL, AT6000 and FPSLIC families are capable of implementing Cache Logic

(dynamic full/partial logic reconfiguration, without loss of data, on-the-fly) for building

adaptive logic and systems. As new logic functions are required, they can be loaded into

the logic cache without losing the data already there or disrupting the operation of the

rest of the chip; replacing or complementing the active logic. The AT40KAL can act as a

reconfigurable coprocessor.

The AT40KAL FPGA family is capable of implementing user-defined, automatically gen-

erated, macros in multiple designs; speed and functionality are unaffected by the macro

orientation or density of the target device. This enables the fastest, most predictable and

efficient FPGA design approach and minimizes design risk by reusing already proven

functions. The Automatic Component Generators work seamlessly with industry stan-

dard schematic and synthesis tools to create the fastest, most efficient designs

available.

The patented AT40KAL series architecture employs a symmetrical grid of small yet

powerful cells connected to a flexible busing network. Independently controlled clocks

and resets govern every column of cells. The array is surrounded by programmable I/O.

Devices range in size from 5,000 to 50,000 usable gates in the family, and have 256 to

3,048 registers. Pin locations are consistent throughout the AT40KAL series for easy

design migration in the same package footprint. The AT40KAL series FPGAs utilize a

reliable 0.35µ triple-metal, CMOS process and are 100% factory-tested. Atmel’s PC-

and workstation-based integrated development system (IDS) is used to create

AT40KAL series designs. Multiple design entry methods are supported.

The Atmel architecture was developed to provide the highest levels of performance,

functional density and design flexibility in an FPGA. The cells in the Atmel array are

small, efficient and can implement any pair of Boolean functions of (the same) three

inputs or any single Boolean function of four inputs. The cell’s small size leads to arrays

with large numbers of cells, greatly multiplying the functionality in each cell. A simple,

high-speed busing network provides fast, efficient communication over medium and

long distances.

Automatic Component

Generators

2818F–FPGA–07/06

Recommended Resources

Design and development trends of power modules

BTL power amplifier circuit

Stabilized current and voltage stabilized transistor amplifier power supply circuit diagram

Pulse delay controller circuit diagram

820e computer motherboard circuit diagram_42

845E computer motherboard circuit diagram_26

【upython】 Implementing coroutines, an alternative to Thread: Recently, micropython V1.8.2 implemented Thread, which caters to the needs of most application developers. In fact, other embedded systems such as PyMite and Zerynth have implemented the Thread class ...; allankliu MicroPython Open Source section

STM32F4 cannot drive OLED: The code can run on Arduino, but it will not work when transplanted to STM32. Please let me know how to solve it. Arduino.h [code] #include "Arduino.h" int _sda, _scl; void IO_Init(void); void Set_Pin...; keimung stm32/stm8

Application of AutoCAD under Altium Designer: [p=24, null, left][color=rgb(73, 73, 73)][backcolor=rgb(255, 255, 255)][font=微软雅黑][size=14px][转]Alitum Designer draws PCB borders, but if the size of the PCB border is very complex, or if you encounte...; ohahaha PCB Design

Can 3G make money?: The Beijing Olympics' commitment to 3G is driving the capital market crazy, and related stocks have been strong. However, according to relevant media reports, Wang Xudong, Minister of Information Indu...; jfsijfs RF/Wirelessly

The New Year is coming soon. Will anyone still use TI M4 next year?: As the title says, I think it’s uncertain!...; minjiang Microcontroller MCU

Infrared receiving program problem: else if(int_times==40) { int_times=0; head_ok=0;address0=code_data;send_char(address0); send_char(0xff);send_char(0xff);send_char(0xff);send_char(0xff);send_char(0xff);send_char(0xff);send_char(0xff);...; hjx5548 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components