EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC2624CGN

Description
Quad 16-Bit Rail-to-Rail DACs in 16-Lead SSOP
CategoryAnalog mixed-signal IC    converter   
File Size409KB,16 Pages
ManufacturerLinear ( ADI )
Websitehttp://www.analog.com/cn/index.html
Download Datasheet Parametric Compare View All

LTC2624CGN Overview

Quad 16-Bit Rail-to-Rail DACs in 16-Lead SSOP

LTC2624CGN Parametric

Parameter NameAttribute value
Brand NameLinear Technology
Is it Rohs certified?incompatible
Parts packaging codeSSOP
package instructionSSOP, SSOP16,.25
Contacts16
Manufacturer packaging codeGN
Reach Compliance Code_compli
ECCN codeEAR99
Converter typeD/A CONVERTER
Enter bit codeBINARY
Input formatSERIAL
JESD-30 codeR-PDSO-G16
JESD-609 codee0
length4.8895 mm
Maximum linear error (EL)0.0977%
Humidity sensitivity level1
Number of digits12
Number of functions4
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Encapsulate equivalent codeSSOP16,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)235
power supply3/5 V
Certification statusNot Qualified
Maximum seat height1.75 mm
Nominal settling time (tstl)7 µs
Maximum slew rate2 mA
Nominal supply voltage3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.635 mm
Terminal locationDUAL
Maximum time at peak reflow temperature20
width3.899 mm
Base Number Matches1
LTC2604/LTC2614/LTC2624
Quad 16-Bit Rail-to-Rail DACs
in 16-Lead SSOP
FEATURES
s
DESCRIPTIO
s
s
s
s
s
s
s
s
s
Smallest Pin Compatible Quad 16-Bit DAC:
LTC2604: 16-Bits
LTC2614: 14-Bits
LTC2624: 12-Bits
Guaranteed 16-Bit Monotonic Over Temperature
Separate Reference Inputs for each DAC
Wide 2.5V to 5.5V Supply Range
Low Power Operation: 250µA per DAC at 3V
Individual DAC Power-Down to 1µA, Max
Ultralow Crosstalk Between DACs (<5µV)
High Rail-to-Rail Output Drive (±15mA)
Double Buffered Digital Inputs
16-Lead Narrow SSOP Package
The LTC
®
2604/LTC2614/LTC2624 are quad 16-,14- and
12-bit 2.5V to 5.5V rail-to-rail voltage output DACs in
16-lead narrow SSOP packages. These parts have sepa-
rate reference inputs for each DAC. They have built-in
high performance output buffers and are guaranteed
monotonic.
These parts establish advanced performance standards
for output drive, crosstalk and load regulation in single-
supply, voltage output multiples.
The parts use a simple SPI/MICROWIRE
TM
compatible
3-wire serial interface which can be operated at clock
rates up to 50MHz. Daisy-chain capability and a hardware
CLR function are included.
The LTC2604/LTC2614/LTC2624 incorporate a power-
on reset circuit. During power-up, the voltage outputs
rise less than 10mV above zero scale; and after power-
up, they stay at zero scale until a valid write and update
take place.
, LTC and LT are registered trademarks of Linear Technology Corporation.
MICROWIRE is a trademark of National Semiconductor Corp.
APPLICATIO S
s
s
s
s
Mobile Communications
Process Control and Industrial Automation
Instrumentation
Automatic Test Equipment
BLOCK DIAGRA
GND
1
REF LO
2
REF A
3
DAC
REGISTER
V
CC
16
REF D
15
INPUT
REGISTER
DAC
REGISTER
V
OUT D
DAC D
14
4
DAC A
INPUT
REGISTER
V
OUTA
INPUT
REGISTER
DAC
REGISTER
V
OUT C
13
REF C
12
CLR
11
ERROR (LSB)
DAC C
DAC
REGISTER
V
OUTB
5
REF B
6
CS/LD
7
SCK
8
DAC B
INPUT
REGISTER
CONTROL
LOGIC
DECODE
SDO
10
SDI
9
2604 BD
32-BIT SHIFT REGISTER
U
Differential Nonlinearity (LTC2604)
1.0
0.8
0.6
0.4
0.2
0
–0.2
–0.4
–0.6
–0.8
–1.0
0
16384
32768
CODE
49152
65535
2604 TA01
W
U
V
CC
= 5V
V
REF
= 4.096V
2604f
1

LTC2624CGN Related Products

LTC2624CGN LTC2604 LTC2604CGN LTC2614 LTC2604IGN LTC2614CGN LTC2614IGN LTC2624IGN LTC2624
Description Quad 16-Bit Rail-to-Rail DACs in 16-Lead SSOP Quad 16-Bit Rail-to-Rail DACs in 16-Lead SSOP Quad 16-Bit Rail-to-Rail DACs in 16-Lead SSOP Quad 16-Bit Rail-to-Rail DACs in 16-Lead SSOP Quad 16-Bit Rail-to-Rail DACs in 16-Lead SSOP Quad 16-Bit Rail-to-Rail DACs in 16-Lead SSOP Quad 16-Bit Rail-to-Rail DACs in 16-Lead SSOP Quad 16-Bit Rail-to-Rail DACs in 16-Lead SSOP Quad 16-Bit Rail-to-Rail DACs in 16-Lead SSOP
Brand Name Linear Technology - Linear Technology - Linear Technology Linear Technology Linear Technology Linear Technology -
Is it Rohs certified? incompatible - incompatible - incompatible incompatible incompatible incompatible -
Parts packaging code SSOP - SSOP - SSOP SSOP SSOP SSOP -
package instruction SSOP, SSOP16,.25 - SSOP, SSOP16,.25 - SSOP, SSOP16,.25 SSOP, SSOP16,.25 SSOP, SSOP16,.25 SSOP, SSOP16,.25 -
Contacts 16 - 16 - 16 16 16 16 -
Manufacturer packaging code GN - GN - GN GN GN GN -
Reach Compliance Code _compli - _compli - _compli _compli _compli not_compliant -
ECCN code EAR99 - EAR99 - EAR99 EAR99 EAR99 EAR99 -
Converter type D/A CONVERTER - D/A CONVERTER - D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER -
Enter bit code BINARY - BINARY - BINARY BINARY BINARY BINARY -
Input format SERIAL - SERIAL - SERIAL SERIAL SERIAL SERIAL -
JESD-30 code R-PDSO-G16 - R-PDSO-G16 - R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 -
JESD-609 code e0 - e0 - e0 e0 e0 e0 -
length 4.8895 mm - 4.8895 mm - 4.8895 mm 4.8895 mm 4.8895 mm 4.8895 mm -
Maximum linear error (EL) 0.0977% - 0.0977% - 0.0977% 0.0977% 0.0977% 0.0977% -
Humidity sensitivity level 1 - 1 - 1 1 1 1 -
Number of digits 12 - 16 - 16 14 14 12 -
Number of functions 4 - 4 - 4 4 4 4 -
Number of terminals 16 - 16 - 16 16 16 16 -
Maximum operating temperature 70 °C - 70 °C - 85 °C 70 °C 85 °C 85 °C -
Package body material PLASTIC/EPOXY - PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code SSOP - SSOP - SSOP SSOP SSOP SSOP -
Encapsulate equivalent code SSOP16,.25 - SSOP16,.25 - SSOP16,.25 SSOP16,.25 SSOP16,.25 SSOP16,.25 -
Package shape RECTANGULAR - RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR -
Package form SMALL OUTLINE, SHRINK PITCH - SMALL OUTLINE, SHRINK PITCH - SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH -
Peak Reflow Temperature (Celsius) 235 - 235 - 235 235 235 235 -
power supply 3/5 V - 3/5 V - 3/5 V 3/5 V 3/5 V 3/5 V -
Certification status Not Qualified - Not Qualified - Not Qualified Not Qualified Not Qualified Not Qualified -
Maximum seat height 1.75 mm - 1.75 mm - 1.75 mm 1.75 mm 1.75 mm 1.75 mm -
Nominal settling time (tstl) 7 µs - 10 µs - 10 µs 9 µs 9 µs 7 µs -
Maximum slew rate 2 mA - 2 mA - 2 mA 2 mA 2 mA 2 mA -
Nominal supply voltage 3 V - 3 V - 3 V 3 V 3 V 3 V -
surface mount YES - YES - YES YES YES YES -
technology CMOS - CMOS - CMOS CMOS CMOS CMOS -
Temperature level COMMERCIAL - COMMERCIAL - INDUSTRIAL COMMERCIAL INDUSTRIAL INDUSTRIAL -
Terminal surface Tin/Lead (Sn/Pb) - Tin/Lead (Sn/Pb) - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) -
Terminal form GULL WING - GULL WING - GULL WING GULL WING GULL WING GULL WING -
Terminal pitch 0.635 mm - 0.635 mm - 0.635 mm 0.635 mm 0.635 mm 0.635 mm -
Terminal location DUAL - DUAL - DUAL DUAL DUAL DUAL -
Maximum time at peak reflow temperature 20 - 20 - 20 20 20 20 -
width 3.899 mm - 3.899 mm - 3.899 mm 3.899 mm 3.899 mm 3.899 mm -
Share an introductory document on lm3s811
I found some introductory information about the lm3s811 development board on the Internet. I think it is good and I would like to share it with you.Prepare for the rush to buy development boards...
shower.xu Microcontroller MCU
Just got fired, who wants someone else?
Depressed, in Shenzhen...
shi991 Embedded System
[AD] Rules are set for vias, but why are vias not placed according to the rule size?
:Cry: Help. When I was drawing a board with AD, I set the size rules for vias, but why when I placed the vias in practice, they were not placed according to the size in the rules? ? I adjusted it for ...
ohahaha PCB Design
ADC and DAC
ADC and DAC...
lorant Analogue and Mixed Signal
vxworks cannot be started, please help
The compilation has passed and generated vxworks files. I loaded vxworks through the network port. I observed through the serial port debugging assistant that it ran to starting but nothing happened. ...
dennis1988 Real-time operating system RTOS
About Altera calling modelsim simulation
M-sequence generation module Mxulie(clk,rst,mout);input clk;input rst;output mout;reg mout;reg[3:0] temp; always @(posedge clk or negedge rst)beginif(!rst)begintemp=4'b1111;mout=1'b0;endelsebeginmout=...
phdwong FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2682  2818  73  651  1482  54  57  2  14  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号