5962R9661102VCC datasheet, PDF

Datasheet> All Categories > logic> logic> 5962R9661102VCC

5962R9661102VCC: Description4000/14000/40000 SERIES, QUAD 2-INPUT XNOR GATE, CDIP14, CERAMIC, DIP-14; Categorylogic logic; File Size119KB，23 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric View All

5962R9661102VCC Overview

4000/14000/40000 SERIES, QUAD 2-INPUT XNOR GATE, CDIP14, CERAMIC, DIP-14

5962R9661102VCC Parametric

Parameter Name	Attribute value
Parts packaging code	DIP
package instruction	DIP, DIP14,.3
Contacts	14
Reach Compliance Code	compliant
Other features	RADIATION HARDENED
series	4000/14000/40000
JESD-30 code	R-CDIP-T14
JESD-609 code	e4
length	19.43 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	XNOR GATE
MaximumI(ol)	0.00064 A
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5/15 V
Prop。Delay @ Nom-Sup	378 ns
propagation delay (tpd)	378 ns
Certification status	Not Qualified
Schmitt trigger	NO
Filter level	MIL-PRF-38535 Class V
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	18 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	GOLD
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
total dose	100k Rad(Si) V
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

REVISIONS

LTR

DESCRIPTION

Changes in accordance with NOR 5962-R207-97.

DATE (YR-MO-DA)

97-03-14

APPROVED

Monica L. Poelking

Changes in accordance with NOR 5962-R387-97.

97-07-25

Raymond Monnin

Incorporate revisions A and B. Update boilerplate to MIL-PRF-38535

requirements. Editorial changes throughout. – LTG

04-02-02

Thomas M. Hess

REV

SHEET

REV

SHEET

REV STATUS

OF SHEETS

PMIC N/A

REV

SHEET

PREPARED BY

Dan Wonnell

STANDARD

MICROCIRCUIT

DRAWING

THIS DRAWING IS AVAILABLE

FOR USE BY ALL

DEPARTMENTS

AND AGENCIES OF THE

DEPARTMENT OF DEFENSE

CHECKED BY

Monica L. Poelking

APPROVED BY

Monica L. Poelking

DEFENSE SUPPLY CENTER COLUMBUS

COLUMBUS, OHIO 43216

http://www.dscc.dla.mil

DRAWING APPROVAL DATE

95-12-05

MICROCIRCUIT, DIGITAL, RADIATION

HARDENED CMOS, QUAD EXCLUSIVE OR AND

EXCLUSIVE NOR GATES, MONOLITHIC SILICON

AMSC N/A

REVISION LEVEL

SIZE

CAGE CODE

SHEET

67268

1 OF

5962-96611

DSCC FORM 2233

APR 97

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E130-04

1.3 Absolute maximum ratings. 1/ 2/ 3/

Supply voltage range (V

) ........................................................................................

Input voltage range ...................................................................................................

DC input current, any one input .................................................................................

Device dissipation per output transistor .....................................................................

Storage temperature range (T

STG

)..............................................................................

Lead temperature (soldering, 10 seconds) ................................................................

Thermal resistance, junction-to-case (θ

Case C ....................................................................................................................

Case X ....................................................................................................................

Thermal resistance, junction-to-ambient (θ

Case C ....................................................................................................................

Case X ....................................................................................................................

Junction temperature (T

)...........................................................................................

Maximum power dissipation at T

= +125°C (P

): 4/

Case C ....................................................................................................................

Case X ....................................................................................................................

1.4 Recommended operating conditions.

Supply voltage range (V

) ........................................................................................

Case operating temperature range (T

) .....................................................................

Input voltage (V

) ......................................................................................................

Output voltage (V

OUT

) .................................................................................................

Radiation features:

Total dose .............................................................................................................

Single event phenomenon (SEP) effective

linear energy threshold, no upsets or latchup (see 4.4.4.5) ................................

Dose rate upset (20 ns pulse) ...............................................................................

Dose rate latch-up ................................................................................................

Dose rate survivability ..........................................................................................

Neutron irradiated ................................................................................................

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a

part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in

the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the

solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

3.0 V dc to +18 V dc

-55°C to +125°C

0 V to V

1 x 10 Rads (Si)

> 75 MeV/(cm /mg) 5/

> 5 x 10 Rads(Si)/s 5/

> 2 x 10 Rads(Si)/s 5/

> 5 x 10 Rads(Si)/s 5/

> 1 x 10 neutrons/cm 6/

-0.5 V dc to +20 V dc

-0.5 V dc to V

+ 0.5 V dc

±10

100 mW

-65°C to +150°C

+265°C

24°C/W

30°C/W

74°C/W

116°C/W

+175°C

0.68 W

0.43 W

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the

maximum levels may degrade performance and affect reliability.

Unless otherwise specified, all voltages are referenced to V

The limits for the parameters specified herein shall apply over the full specified V

range and case temperature range of

-55°C to +125°C unless otherwise noted.

If device power exceeds package dissipation capability, provide heat sinking or derate linearly (the derating is

based on

) at the following rate:

Case C....................................................................................................................... 13.5 mW/°C

Case X ....................................................................................................................... 8.6 mW/°C

Guaranteed by design or process but not tested.

Device types 03 and 04 only.

STANDARD

MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS

COLUMBUS, OHIO 43216-5000

DSCC FORM 2234

APR 97

SIZE

REVISION LEVEL

5962-96611

SHEET

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 -

MIL-STD-1835 -

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 -

MIL-HDBK-780 -

List of Standard Microcircuit Drawings.

Standard Microcircuit Drawings.

Test Method Standard Microcircuits.

Interface Standard Electronic Component Case Outlines.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization

Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text

of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a

specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with

MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The

modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for

device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified

herein.

3.1.1 Microcircuit die. For the requirements for microcircuit die, see appendix A to this document.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified

in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth tables. The truth tables shall be as specified on figure 2.

3.2.4 Radiation test connections. The radiation test connections shall be as specified in table III herein.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the

electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full

case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical

tests for each subgroup are defined in table I.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be

marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space

limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the

RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.

Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in

MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

STANDARD

MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS

COLUMBUS, OHIO 43216-5000

DSCC FORM 2234

APR 97

SIZE

REVISION LEVEL

5962-96611

SHEET

Recommended Resources

Thyristor magnetizer circuit one a

Infrared sensor temperature detection circuit

5V/10A100kh choke coil AC converter using SIPMOS transistor

Adjustable output integrated regulated power supply circuit with temperature compensation

One of the high output voltage integrated regulated power supply circuits

MP3 hardware circuit schematic diagram 01

Have you participated in the SensorTag event to discuss it?: [i=s]This post was last edited by yanda5zi on 2013-12-23 15:41[/i] Is there anyone who is participating in the SensorTag activity on the forum? The time for submitting works is getting closer. Can any...; 眼大5子 Microcontroller MCU

Selling Kinetis Tower Kit: Kinetis Tower Kit, as the title: http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=TOWER&parentCode=K60&fpsp=1 Personal purchase, no invoice, sorry, 1000 out...; sharp4016 Buy&Sell

This week's highlights: [b][/b][b][url=http://www.deyisupport.com/question_answer/microcontrollers/c2000/f/56/t/116794.aspx]Have you read all the 1000+ technical dry goods? [/url][/b][align=left][font=微软雅黑][size=3][color=#00...; 橙色凯 TI Technology Forum

DSP development board circuit: Development board schematic diagram TMS320F28335...; youluo DSP and ARM Processors

Please advise: The 8K*8-bit chip in the figure below corresponds to a part of the storage space in the memory, and the memory capacity is 512K*8 bits. Find the address range of the chip in the memory. (Note: The lef...; syl2018 Embedded System

Question + How to use 12864 LCD without font library: How to use the 12864 LCD without font library? If you want to use 51 to display Chinese characters, what is a good solution for external storage?...; x1816 51mcu

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components