EQRA14S1H-15.09375M TR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> EQRA14S1H-15.09375M TR

EQRA14S1H-15.09375M TR: DescriptionCMOS, Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.8Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD) Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.8Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD); CategoryPassive components oscillator; File Size957KB，7 Pages; ManufacturerECLIPTEK; Websitehttp://www.ecliptek.com; Environmental Compliance

Download Datasheet Parametric Compare View All

EQRA14S1H-15.09375M TR Overview

CMOS, Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.8Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD) Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.8Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)

EQRA14S1H-15.09375M TR Parametric

Parameter Name	Attribute value
Brand Name	Ecliptek
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	SMD 5.0mm x 7.0mm
Contacts	6
Manufacturer packaging code	SMD 5.0mm x 7.0mm
Reach Compliance Code	163
Base Number Matches	1

Preview

Download Datasheet

View All

EQRA14S1H-15.09375M

REGULATORY COMPLIANCE

2011/65 +

2015/863

(Data Sheet downloaded on Sep 18, 2020)

191 SVHC

ITEM DESCRIPTION

Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.8Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)

15.09375MHz ±100ppm over -40°C to +125°C

ELECTRICAL SPECIFICATIONS

Nominal Frequency

Frequency Tolerance/Stability

Aging at 25°C

Supply Voltage

Input Current

Output Voltage Logic High (Voh)

Output Voltage Logic Low (Vol)

Rise/Fall Time

Duty Cycle

Load Drive Capability

Output Logic Type

Phase Noise

15.09375MHz

±100ppm Maximum over -40°C to +125°C (Inclusive of all conditions: Calibration Tolerance (at 25°C), Frequency

Stability over the Operating Temperature Range, Supply Voltage Change and Output Load Change)

±2ppm Maximum First Year, ±10ppm/10 Years Maximum

2.8Vdc ±5%

20mA Maximum (Unloaded)

90% of Vdd Minimum (IOH = -4mA)

10% of Vdd Maximum (IOL = +4mA)

3nSec Maximum (Measured at 10% to 90% of Waveform)

50 ±10(%) (Measured at 50% of Waveform)

15pF Maximum

CMOS

-64dBc/Hz at 10Hz offset; -96dBc/Hz at 100Hz offset; -124dBc/Hz at 1kHz offset; -131dBc/Hz at 10kHz offset; -

132dBc/Hz at 100kHz offset; -149dBc/Hz at 1MHz offset; -157dBc/Hz at 10MHz offset; -159dBc/Hz at 20MHz offset (All

Values are Typical)

Output Enable (OE)

90% of Vdd Minimum or No Connect to Enable Output

10% of Vdd Maximum to Disable Output (High Impedance)

100nSec Maximum

50nSec Maximum

15mA Maximum (Without Load (Pin 1 = Ground))

1.5pSec Maximum (Fj=12kHz to 20MHz (Random))

0.2pSec Typical

2pSec Typical

3pSec Maximum

30pSec Maximum

10mSec Maximum

-55°C to +125°C

Output Control Function

Output Control Input Voltage Logic

High (Vih)

Output Control Input Voltage Logic

Low (Vil)

Output Enable Time

Output Disable Time

Output Enable Current

RMS Phase Jitter

Period Jitter (Deterministic)

Period Jitter (Random)

Period Jitter (RMS)

Period Jitter (pk-pk)

Start Up Time

Storage Temperature Range

ENVIRONMENTAL & MECHANICAL SPECIFICATIONS

ESD Susceptibility

Fine Leak Test

Flammability

Gross Leak Test

Mechanical Shock

Moisture Resistance

Moisture Sensitivity

Resistance to Soldering Heat

MIL-STD-883, Method 3015, Class 1, HBM: 1500V

MIL-STD-883, Method 1014, Condition A

UL94-V0

MIL-STD-883, Method 1014, Condition C

MIL-STD-883, Method 2002, Condition B

MIL-STD-883, Method 1004

J-STD-020, MSL 1

MIL-STD-202, Method 210, Condition K

www.ecliptek.com | Specification Subject to Change Without Notice | Revision C 01/18/2019 | Page 1 of 7

Ecliptek, LLC

5458 Louie Lane, Reno, NV 89511

1-800-ECLIPTEK or 714.433.1200

EQRA14S1H-15.09375M TR Related Products

	EQRA14S1H-15.09375M TR	EQRA14S1H-15.09375M
Description	CMOS, Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.8Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD) Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.8Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)	CMOS, Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.8Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD) Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS (CMOS) 2.8Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)
Brand Name	Ecliptek	Ecliptek
Is it lead-free?	Lead free	Lead free
Is it Rohs certified?	conform to	conform to
Parts packaging code	SMD 5.0mm x 7.0mm	SMD 5.0mm x 7.0mm
Contacts	6	6
Manufacturer packaging code	SMD 5.0mm x 7.0mm	SMD 5.0mm x 7.0mm
Reach Compliance Code	163	compliant
Base Number Matches	1	1

Recommended Resources

TA7271P power amplifier circuit diagram

Single chip audio power amplifier

Light-controlled thyristor non-self-locking photosensitive relay

MAX663 series output voltage setting method circuit without overcurrent protection circuit diagram

DC converter circuit diagram suitable for use in multimeter c

Electric water heater circuit diagram 01

MYZR R16-EK166 linux-3.4 compilation manual: [b][b]Environment Setup[/b][/b][align=left][color=rgb(37, 37, 37)][font=sans-serif][size=14px]Here we recommend that you use the 64-bit Ubuntu 12.04 operating system, which has been verified by real m...; 明远智睿Lan Industrial Control Electronics

I have some questions about embedded linux drivers! Thank you!: I wrote a keyboard driver key_scan.c. 1. How should I write the compilation statement in Makefile if I want to compile it into key_scan.o? Thank you. 2. What should be the parameter name of the functi...; yu1981666 Linux and Android

How to generate 10.4V and 9.3V from 16V: Could you please tell me how 16V can generate 10.4V and 9.3V? 10.4V has a maximum current of 50mA, and 9.3V has a maximum current of 200mA. Thank you!...; chenbingjy Power technology

Analysis of giveio.inf and giveio.sys driver installation errors during wince burning: I am using the Hangzhou Gaolian DM 2410B+ARM9 development experimental platform. I encountered a problem during the boot test. After successfully solving it, I feel it is necessary to write it down an...; malbh45423 Embedded System

Solution to zstack physical channel conflict.: When multiple Zigbee networks in the same space use the same physical channel, communication efficiency will decrease. In zstack, the usual solution is to manually modify the value of the DEFAULT_CHAN...; kata RF/Wirelessly

MSP430--ADC Program: [p=26, null, left][font=Arial][size=14px][color=#000000]1.ADC and P6 are multiplexed. So to set P6.0 to AD function, make sure P6DIR=0X00, that is, input. [/color][/size][/font][/p][p=26, null, left][...; fish001 Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components