531UB105M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531UB105M000DGR

531UB105M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 105MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531UB105M000DGR Overview

CMOS/TTL Output Clock Oscillator, 105MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UB105M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	105 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

PCB circuit board via hole plug hole overview

Frequency divider circuit with adjustable frequency division ratio

Wiring of leakage protectors with different action modesa

Flashing Light Controller (1)

Infrared code detection circuit

Circuit with delay of 0.2-100s

Implementation strategies for Industrial IoT networks: Industrial Internet of Things (IIoT) systems continue to mature, become more distributed and develop new capabilities. It is predicted that by 2023, there will be 2 billion connected IoT devices deplo...; 朗锐智科 Robotics Development

Lesson 2 Summary: I will make some summary here later. Some of me feel that it is similar to C, so I won’t talk about it much, and I won’t use it much. It’s good to have this main basic grammar!...; gaoxiao Microcontroller MCU

Analysis of transistor circuit: [font=楷体_GB2312][size=28pt][b] The circuit is shown in Figure 3.5.9. It is composed of an input stage consisting of [i]T[/i]1, [i]R[/i]1 and [i]D[/i]1, an inverter stage consisting of [i]T[/i]2, [i]R[...; linxiaorui Analog electronics

[Repost] F28335 Learning Series - Summary of Ecap Usage: Author: guicyTime: 2011-7-15 09:18Title: F28335 Learning Series - Summary of Ecap Usage 28335 Ecap has several functions. First: Capture external signals. You can set it to capture the rising or falli...; 安_然 Microcontroller MCU

The long-lasting coronavirus: The coronavirus has been going on for so long and it hasn’t stopped. The virus is constantly mutating. Will humans perish from the virus one day?...; S3S4S5S6 Talking

This is a simple circuit. I don't understand what it does. Can you help me?: This is a simple circuit. I don't understand what it does. Can you help me figure out how PWM controls the power supply VCC? [[i] This post was last edited by csworld on 2009-12-20 11:27 [/i]]-%-28454...; csworld Power technology

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components