5962-8769701RA datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 5962-8769701RA

5962-8769701RA: DescriptionACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20; Categorylogic logic; File Size164KB，6 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

5962-8769701RA Overview

ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20

5962-8769701RA Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	DIP, DIP20,.3
Reach Compliance Code	unknown
Other features	WITH HOLD MODE
series	ACT
JESD-30 code	R-GDIP-T20
JESD-609 code	e0
length	24.51 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	D FLIP-FLOP
Maximum Frequency@Nom-Sup	85000000 Hz
MaximumI(ol)	0.024 A
Number of digits	8
Number of functions	1
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	TRUE
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP20,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
propagation delay (tpd)	12 ns
Certification status	Not Qualified
Filter level	38535Q/M;38534H;883B
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb) - hot dipped
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	7.62 mm
minfmax	85 MHz
Base Number Matches	1

5962-8769701RA Related Products

	5962-8769701RA	5962-8769701SA	5962-87697012X	74ACT377SCX	5962-8769701MRX	5962-8769701MSX	74AC377SCX
Description	ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20	ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20, CERPACK-20	ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20	ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 0.300 INCH, PLASTIC, SOIC-20	ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20	ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20, CERAMIC, DFP-20	AC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 0.300 INCH, PLASTIC, SOIC-20
package instruction	DIP, DIP20,.3	DFP, FL20,.3	,	SOP,	DIP,	DFP,	SOP,
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown
Other features	WITH HOLD MODE	WITH HOLD MODE	FOUR 2:1 MUX FOLLOWED BY REGISTER	WITH HOLD MODE	WITH HOLD MODE	WITH HOLD MODE	WITH HOLD MODE
series	ACT	ACT	ACT	ACT	ACT	ACT	AC
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP
Number of digits	8	8	4	8	8	8	8
Number of functions	1	1	1	1	1	1	1
Number of terminals	20	20	20	20	20	20	20
Maximum operating temperature	125 °C	125 °C	125 °C	85 °C	125 °C	125 °C	85 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-40 °C	-55 °C	-55 °C	-40 °C
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY
Package form	IN-LINE	FLATPACK	CHIP CARRIER	SMALL OUTLINE	IN-LINE	FLATPACK	SMALL OUTLINE
propagation delay (tpd)	12 ns	12 ns	10 ns	11 ns	12 ns	12 ns	11 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	6 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	2 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	INDUSTRIAL	MILITARY	MILITARY	INDUSTRIAL
Terminal location	DUAL	DUAL	QUAD	DUAL	DUAL	DUAL	DUAL
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
minfmax	85 MHz	85 MHz	95 MHz	125 MHz	95 MHz	95 MHz	125 MHz
Base Number Matches	1	1	1	1	1	1	1
JESD-30 code	R-GDIP-T20	R-GDFP-F20	-	R-PDSO-G20	R-GDIP-T20	R-GDFP-F20	R-PDSO-G20
length	24.51 mm	-	-	12.8 mm	24.51 mm	-	12.8 mm
Load capacitance (CL)	50 pF	50 pF	-	50 pF	-	-	50 pF
encapsulated code	DIP	DFP	-	SOP	DIP	DFP	SOP
Package shape	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Filter level	38535Q/M;38534H;883B	38535Q/M;38534H;883B	-	-	MIL-STD-883	MIL-STD-883	-
Maximum seat height	5.08 mm	2.286 mm	-	2.65 mm	5.08 mm	2.286 mm	2.65 mm
surface mount	NO	YES	-	YES	NO	YES	YES
Terminal form	THROUGH-HOLE	FLAT	-	GULL WING	THROUGH-HOLE	FLAT	GULL WING
Terminal pitch	2.54 mm	1.27 mm	-	1.27 mm	2.54 mm	1.27 mm	1.27 mm
width	7.62 mm	6.731 mm	-	7.5 mm	7.62 mm	6.731 mm	7.5 mm

Recommended Resources

Constant current source differential amplifier circuit b

Ceiling fan electronic timer circuit

Nickel-cadmium battery pack automatic charger circuit

Yonghua brand APT series ceiling type, DPT12 series duct type ventilation fan circuit diagram

Dual tone dial phone lock zero circuit circuit diagram

Does the analog-to-digital converter need to be calibrated every time?: For example, does ADS1255 need to calibrate itself every time? If so, how does ADS1255 calibrate itself? Help!...; cwh6319 FPGA/CPLD

A new version of micro:bit (V2) will be released soon: The BBC micro:bit Foundation announced that a new version of the micro:bit is coming soon and is expected to be available in November at an estimated price of $20. The new BBC micro:bit maintains comp...; dcexpert MicroPython Open Source section

Issues with OpenGL ES on S3C6410: I want to make a simple 3D AP on the S3C6410 board. The system uses OpenGL ES 2.0. I use eglInitialize, eglChooseConfig, eglCreateWindowSurface, eglCreateContext, eglMakeCurrent, etc., and all the fun...; ydm123ydm Embedded System

Cyclone V Development Board Trial Transceiver: It has been a week since I received the development board. Thanks to eeworld for hosting this event and maylove for its support! This week, I mainly tried out the transceiver resources on the developm...; hunansunjianjun FPGA/CPLD

430 Square Wave Problem: I just started learning 430 recently. I have a F4250 model. I want to ask if you can use 430 to generate a 100K square wave and then achieve phase shift? Or which prawn can provide the following ideas...; walm2622 Microcontroller MCU

These are interview questions for a mobile software company. Can you help me do them?: 7. How many of the below are FALSE about constants? I.They may occur on the left of :=( := 赋值 ) II.They may occur on the left of =( = 比较 ) III. They may occur on the right of := IV.They may occur on t...; jp19848 Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components