EEWORLDEEWORLDEEWORLD

Part Number

Search

5962G9658901QXA

Description
Bus Driver, ACT Series, 1-Func, 8-Bit, True Output, CMOS, CDFP20, BOTTOM BRAZED, CERAMIC, DFP-20
Categorylogic    logic   
File Size232KB,10 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962G9658901QXA Overview

Bus Driver, ACT Series, 1-Func, 8-Bit, True Output, CMOS, CDFP20, BOTTOM BRAZED, CERAMIC, DFP-20

5962G9658901QXA Parametric

Parameter NameAttribute value
Parts packaging codeDFP
package instructionDFP,
Contacts20
Reach Compliance Codeunknown
ECCN code3A001.A.1.A
seriesACT
JESD-30 codeR-CDFP-F20
Logic integrated circuit typeBUS DRIVER
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)18 ns
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose500k Rad(Si) V
width6.9215 mm
Base Number Matches1
Standard Products
UT54ACS373/UT54ACTS373
Octal Transparent Latches with Three-State Outputs
Datasheet
November 2010
www.aeroflex.com/logic
PINOUTS
FEATURES
8 latches in a single package
Three-state bus-driving true outputs
Full parallel access for loading
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 20-pin DIP
- 20-lead flatpack
UT54ACS373 - SMD 5962-96588
UT54ACTS373 - SMD 5962-96589
DESCRIPTION
The UT54ACS373 and the UT54ACTS373 are 8-bit latches
with three-state outputs designed for driving highly capacitive
or relatively low-impedance loads. The device is suitable for
buffer registers, I/O ports, and bidirectional bus drivers.
The eight latches are transparent D latches. While the enable
(C) is high the Q outputs will follow the data (D) inputs. When
the enable is taken low, the Q outputs will be latched at the levels
that were set up at the D inputs.
An output-control input (OC) places the eight outputs in either
a normal logic state (high or low logic levels) or a high-imped-
ance state. The high-impedance third state and increased drive
provide the capability to drive the bus line in a bus-organized
system without need for interface or pull-up components.
The output control OC does not affect the internal operations of
the latches. Old data can be retained or new data can be entered
while the outputs are off.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
OC
L
L
L
H
C
H
H
L
X
nD
H
L
X
X
OUTPUT
nQ
H
L
nQ
0
Z
1
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC
Publication 617-12.
OC
1Q
1D
2D
2Q
3Q
3D
4D
4Q
V
SS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
8Q
8D
7D
7Q
6Q
6D
5D
5Q
C
20-Pin DIP
Top View
OC
1Q
1D
2D
2Q
3Q
3D
4D
4Q
V
SS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
8Q
8D
7D
7Q
6Q
6D
5D
5Q
C
20-Lead Flatpack
Top View
LOGIC SYMBOL
OC
C
(1)
(11)
EN
C1
1D (3)
(4)
2D
3D (7)
(8)
4D
5D (13)
6D (14)
7D (17)
8D (18)
1D
(2)
1Q
(5)
2Q
(6) 3Q
(9)
(12)
(15)
(16)
(19)
4Q
5Q
6Q
7Q
8Q
1
Note:
1. Data may be latched internally.
[Share and Download] Microcontroller Beginner's Tutorial
There are very few tutorials for beginners of microcontrollers. I found a PDF file tutorial that is more suitable for beginners. Please download it!...
SuperStar515 MCU
Problem with asynchronous reading failure of HID devices
I am writing a small program for HID device identification and reading. Currently, the basic functions have been realized. It can enumerate and scan, and identify devices by VID and PID matching. Howe...
mydrink Embedded System
FPGA introductory series experimental tutorial——
...
至芯科技FPGA大牛 FPGA/CPLD
32 times 12 dot matrix display
[i=s] This post was last edited by paulhyde on 2014-9-15 09:04 [/i] 32 times 12 dot matrix display...
xfh168168 Electronics Design Contest
Typical Error Sources (II) - VCSEL DC Production Test Using Model 2602 SourceMeter
Static interferenceHigh resistance measurements, such as those made with photodiodes, can be affected by electrostatic interference from charged objects. Electrostatic shielding (Faraday cages) may be...
Jack_ma Test/Measurement
Shot detection algorithm with automatic threshold selection
Shot detection algorithm with automatic threshold selection...
maker MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1385  1709  862  2657  145  28  35  18  54  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号