531BB56M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531BB56M0000DGR

531BB56M0000DGR: DescriptionLVDS Output Clock Oscillator, 56MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BB56M0000DGR Overview

LVDS Output Clock Oscillator, 56MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BB56M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	56 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

police siren generator circuit

Renqiu Dongfang DZ15D submersible pump protector application circuit

pulse width modulation circuit

Rainfall wireless reporting circuit

High efficiency nickel cadmium battery charger

M501245A (TV) infrared remote control receiving microprocessor

Share negative pressure power supply design: Negative voltage is often required in circuits. Although there are special negative voltage chips, they are subject to many restrictions. For example, the input voltage range and maximum current canno...; qwqwqw2088 Analogue and Mixed Signal

The role and principle analysis of single chip microcomputer crystal oscillator: Each single-chip microcomputer system has a crystal oscillator, which is called a crystal oscillator. The crystal oscillator plays a very important role in the single-chip microcomputer system. It com...; Aguilera Microcontroller MCU

avr studio4 register problem: How can I see the data in the defined variable a in avr studio4? I am very anxious and hope that kind people can help me. Thank you in advance!...; jiayidan6 Microchip MCU

Why is there no memory map for command register, data register, and address register in the NAND01G-B datasheet?: DSP is connected to NAND flash through EMIFA. The model of NAND flash is NAND01GW3A. But why is there no memory mapping address of command register, data register and address register in the datasheet...; georon DSP and ARM Processors

Help: Please recommend a company that can open computer motherboards (x86), thank you 2!: Ask: Our company wants to find a company to make a computer motherboard! Please recommend some companies with this ability! QQ:19335776 EMAIL:LSH9982008@163.COM Thank you!...; leadsky Embedded System

The process of writing bin files to nandflash using openjtag on s3c6410, the problem of nand erase command in openocd: [i=s] This post was last edited by 人丑鬼见愁 on 2015-7-9 18:45 [/i] When s3c6410 uses openjtag to write bin file to nandflash, nand erase command cannot be executed. The problem is shown in the figure...; 人丑鬼见愁 ARM Technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components