54LS92DMQB datasheet, PDF - EEWORLD Datasheet

54LS92DMQB: DescriptionDivide By 12 Counter, LS Series, Synchronous, Negative Edge Triggered, 4-Bit, Up Direction, TTL, CDIP14, CERAMIC, DIP-14; Categorylogic logic; File Size90KB，3 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric View All

54LS92DMQB Overview

Divide By 12 Counter, LS Series, Synchronous, Negative Edge Triggered, 4-Bit, Up Direction, TTL, CDIP14, CERAMIC, DIP-14

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Fairchild
Parts packaging code	DIP
package instruction	CERAMIC, DIP-14
Contacts	14
Reach Compliance Code	unknown
Counting direction	UP
series	LS
JESD-30 code	R-CDIP-T14
JESD-609 code	e0
Load/preset input	NO
Logic integrated circuit type	DIVIDE BY 12 COUNTER
Operating mode	SYNCHRONOUS
Number of digits	4
Number of functions	1
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
propagation delay (tpd)	50 ns
Certification status	Not Qualified
Filter level	38535Q/M;38534H;883B
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Trigger type	NEGATIVE EDGE
minfmax	32 MHz
Base Number Matches	1

This Material Copyrighted By Its Respective Manufacturer

【Low Power】FPGA Low Power Technology Mapping for Reuse Module Design: In this paper, FPGA low power technology mapping for reuse module design under the time constraint is proposed. Traditional high-level synthesis does not allow reuse of complex, realistic datapath com...; cillyfly FPGA/CPLD

EEWORLD University Hall----OpenCL unified heterogeneous programming: Unified heterogeneous programming with OpenCL : https://training.eeworld.com.cn/course/2119Unified heterogeneous programming in OpenCL...; chenyy Embedded System

Analysis of capacitor filtering and EMC rectification suggestions: [size=4]1. The filtering effect of capacitors[/size] [align=center][size=4] [/size][/align][size=4]That is, the larger the frequency f, the smaller the impedance Z of the capacitor. [/size] [size=4]Wh...; qwqwqw2088 Analogue and Mixed Signal

UCOSV2.91 study materials: Supporting materials for the book by Professor Lu Youliang of University of Electronic Science and Technology of China...; llpanda Real-time operating system RTOS

Proteus Getting Started Tutorial - Component Making: [table=98%][tr][td=1,1,645][align=center][b]Proteus Introduction Tutorial - Component Making[/b][/align][/td][/tr][tr][td] [/td][/tr][tr][td][align=center]Source: Internet[b] [/b] Author: archeng504[/...; yuandayuan6999 PCB Design

CC2530 wireless baseband transmission: [font=宋体] Dear experts, I am working on wireless baseband transmission of CC2530 recently. I use Agilent's E4438C signal generator to generate modulation waveforms and use CC2530 to receive data witho...; kirk RF/Wirelessly

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components