MITSUBISHI
〈DIGITAL
ASSP〉
MITSUBISHI
〈DIGITAL
ASSP〉
M66221SP/FP
M66221SP/FP
256256
×
9-BIT MAIL-BOX
×
9-BIT MAIL-BOX
DESCRIPTION
The M66221 is a mail box that incorporates a complete CMOS shared
memory cell of 256
×
9-bit configuration using high-performance silicon
gate CMOS process technology, and is equipped with two access
ports of A and B.
Access ports A and B are equipped with independent addresses CS,
WE and OE control pins and I/O pins to allow independent and
asynchronous read/write operations from/to shared memory
individually. This product also incorporates a port adjustment
arbitration function in address contention from both ports.
PIN CONFIGURATION (Top view)
CHIP SELECT INPUT
CSA
→
1
WRITE ENABLE INPUT
WEA
→
2
NOT READY
Not Ready A
←
3
OUTPUT
OUTPUT ENABLE INPUT
OEA
→
4
48
V
CC
47
←
CSB
CHIP SELECT INPUT
46
←
WEB
WRITE ENABLE INPUT
45
→
Not Ready B
NOT READY
OUTPUT
44
←
OEB
OUTPUT ENABLE INPUT
43
NC
42
←
A
0
B
41
←
A
1
B
40
←
A
2
B
39
←
A
3
B
B PORT
½
ADDRESS
38
←
A
4
B
INPUT
37
←
A
5
B
36
←
A
6
B
35
←
A
7
B
34
33
32
31
30
29
28
27
26
25
NC
↔
I/O
8
B
↔
I/O
7
B
↔
I/O
6
B
↔
I/O
5
B
↔
I/O
4
B
½
B PORT
DATA I/O
↔
I/O
3
B
↔
I/O
2
B
↔
I/O
1
B
↔
I/O
0
B
NC
A PORT
ADDRESS
INPUT
5
A
0
A
→
6
A
1
A
→
7
A
2
A
→
8
A
3
A
→
9
A
4
A
→
10
A
5
A
→
11
A
6
A
→
12
A
7
A
→
13
NC
FEATURES
•
•
•
•
•
•
•
•
•
•
Memory configuration of 256
×
9 bits
High-speed access, address access time 40ns (typ.)
Complete asynchronous accessibility from ports A and B
Completely static operation
Built-in port arbitration function
Low power dissipation CMOS design
5V single power supply
Not Ready output pin is provided (open drain output)
TTL direct-coupled I/O
3-state output for I/O pins.
M66221SP
APPLICATION
Inter-MPU data transfer memory, buffer memory for image processing
system.
14
↔
15
I/O
0
A
I/O
1
A
↔
16
I/O
2
A
↔
17
I/O
3
A
↔
18
A PORT
↔
DATA I/O
I/O
4
A 19
I/O
5
A
↔
20
I/O
6
A
↔
21
I/O
7
A
↔
22
I/O
8
A
↔
23
GND
24
FUNCTION
The M66221 is a mail box most suitable for inter-MPU data transfer
which is used in a multiport mode. Provision of two pairs of addresses
and data buses in its shared memory cell of 256
×
9 bit configuration
allows independent and asynchronous read/write operations from/to
two access ports of A and B individually.
This allows access to shared memory as simple RAM when viewing
from one MPU. The concurrent accessibility to shared memory from
two MPUs provides remarkable improvement of a multiport mode
processor system in throughput.
The arbitration function incorporated in the chip decides the first-in
port to assign a higher priority to the access from one MPU, even if
two MPUs contend for selection of the same address in shared
memory from ports A and B. A Not Ready signal “L” is output to the
last-in port and invalidates any access from the other MPU.
As a write operation to memory, one of addresses A
0
to A
7
is specified.
The CS signal is set to “L” to place one of I/O pins in the input mode.
Also, the WE signal is set to “L”. Data at the I/O pin is thus written
into memory.
As a read operation, the WE signal is set to “H”. Both CS signal and
OE signal are set to “L” to place one of I/O pins in the output mode.
One of addresses A
0
to A
7
is specified. Data at the specified address
is output to the I/O pin.
When the CS signal is set to “H”, the chip enters a non-select state
which inhibits a read and write operation. At this time, the output is
placed in the floating state (high impedance state), thus allowing OR
tie with another chip. When the OE signal is set to “H”, the output
enters the floating state. In the I/O bus mode, setting the OE signal
to “H” at a write time avoids contention of I/O bus data. When the CS
signal is set to Vcc, the output enters the full stand-by state to minimize
supply current (See Tables 1 and 2).
Outline 48P4B
CHIP SELECT INPUT
CSA
→
1
WRITE ENABLE INPUT
WEA
→
2
NOT READY
Not Ready A
←
3
OUTPUT
OUTPUT ENABLE INPUT
OEA
→
4
52
V
CC
51
←
CSB
CHIP SELECT INPUT
50
←
WEB
WRITE ENABLE INPUT
49
→
Not Ready B
NOT READY
OUTPUT
48
←
OEB
OUTPUT ENABLE INPUT
47
46
NC
NC
←
A
0
B
45
44
←
A
1
B
43
←
A
2
B
42
←
A
3
B
B PORT
½
ADDRESS
41
←
A
4
B
INPUT
40
←
A
5
B
39
←
A
6
B
38
←
A
7
B
37
36
35
34
33
32
31
30
29
28
27
NC
NC
↔
I/O
8
B
↔
I/O
7
B
↔
I/O
6
B
↔
I/O
5
B
↔
I/O
4
B
½
B PORT
DATA I/O
↔
I/O
3
B
↔
I/O
2
B
↔
I/O
1
B
↔
I/O
0
B
NC: No Connection
NC
NC
A PORT
ADDRESS
INPUT
5
6
A
0
A
→
7
A
1
A
→
8
A
2
A
→
9
A
3
A
→
10
A
4
A
→
11
A
5
A
→
12
A
6
A
→
13
A
7
A
→
14
NC
NC
15
16
M66221FP
I/O
0
A
↔
17
I/O
1
A
↔
18
↔
I/O
2
A 19
I/O
3
A
↔
20
A PORT
↔
DATA I/O
I/O
4
A 21
I/O
5
A
↔
22
I/O
6
A
↔
23
I/O
7
A
↔
24
I/O
8
A
↔
25
GND
26
Outline 52P2G-A
1
MITSUBISHI
〈DIGITAL
ASSP〉
M66221SP/FP
256
×
9-BIT MAIL-BOX
BLOCK DIAGRAM
V
CC
NOT READY
OUTPUT Not Ready A
WRITE ENABLE WEA
INPUT
CHIP SELECT
CSA
INPUT
OUTPUT ENABLE
OEA
INPUT
I/O
0
A
I/O
1
A
I/O
2
A
I/O
3
A
A PORT
I/O
4
A
DATA I/O
I/O
5
A
I/O
6
A
I/O
7
A
I/O
8
A
A
0
A
A
1
A
A
2
A
A PORT
A
3
A
ADDRESS
A
4
A
INPUT
A
5
A
A
6
A
A
7
A
NOT READY
Not Ready B OUTPUT
WRITE ENABLE
WEB
INPUT
CHIP SELECT
CSB INPUT
OUTPUT ENABLE
INPUT
I/O
0
B
I/O
1
B
I/O
2
B
I/O
3
B
B PORT
I/O
4
B
½
DATA I/O
I/O
5
B
I/O
6
B
I/O
7
B
I/O
8
B
OEB
A
0
A
OEA
9
I/O BUFFER
I/O BUFFER
WEA
A
7
A
~
CONTROL
CIRCUIT
ARBITRATION
CIRCUIT
CONTROL
CIRCUIT
A
0
B
A
7
B
WEB
OEB
9
~
8
ROW/COLUMN
DECODER
MEMORY ARRAY OF
256-WORD×9-BIT
CONFIGURATION
ROW/COLUMN 8
DECODER
A
0
B
A
1
B
A
2
B
A
3
B
B PORT
½
ADDRESS
A
4
B
INPUT
A
5
B
A
6
B
A
7
B
GND
Table 1 Mode Settings of Ports
(A
0
A ~ A
7
A
≠
A
0
B ~ A
7
B)
A port input
CSA
H
×
L
L
×
×
WEA
×
×
L
H
×
×
OEA
×
×
×
L
×
×
CSB
×
H
×
×
L
L
B port input
WEB
×
×
×
×
L
H
OEB
×
×
×
×
×
L
Flag
Not
Ready A
H
H
H
H
H
H
Not
Ready B
H
H
H
H
H
H
Operation
A port is set to the non-select mode.
B port is set to the non-select mode.
A port is set to the write mode for memory.
A port is set to the read mode for memory.
B port is set to the write mode for memory.
B port is set to the read mode for memory.
Table 2 Basic Functions of Ports
CS
H
L
L
L
WE
×
L
H
H
OE
×
×
L
H
Mode
Non-select
Write
Read
I/O pin
High impedance
D
IN
D
OUT
High impedance
I
CC
Stand-by
Operation
Operation
Operation
Note 1:
×
indicates “L” or “H”. (Irrelevant)
“H” = High level, “L” = Low level
2
MITSUBISHI
〈DIGITAL
ASSP〉
M66221SP/FP
256
×
9-BIT MAIL-BOX
FUNCTIONAL DESCRIPTION
Arbitration Function
The M66221 has asynchronous accessibility from two independent
ports to shared memory, thus remarkably improving the throughput
of the entire processor system used in the multiport mode. On the
other hand, this accessibility causes a problem of contending for
selecting the same address in shared memory during the addressing
from both ports.
If the same address is contentionally selected, the following four basic
operations are possible depending on an access mode set from both
ports:
(1) A port .......... Read
B port .......... Read
(2) A port .......... Read
B port .......... Write
(3) A port .......... Write
B port .......... Read
(4) A port .......... Write
B port .......... Write
In this case, when both ports are operating in the read mode as given
in (1), correct data is read to both ports and the contents of memory
are not destroyed. There is no special problem. If the other port is in
the read mode while one port is operating in the write mode as given
in (2) or (3), however, data is written correctly but the data read from
the other port in the read mode may change during the same cycle.
This comes into question. When both ports are operating in the write
mode as given in (4), reverse data is written into each port and the
contents of memory may become uncertain. Consequently, no result
will be guaranteed.
The M66221 incorporated an arbitration function circuit to solve such
problems when contentionally selecting an address from both ports.
The arbitration function decides which of A and B ports determines
an address first, and unconditionally assigns access priority to the
first-in port (At this time, the Not Ready signal holds “H”). As for the
last-in port operation, the function inhibits any write to that port from
MPU at the same time when “L” is output to the Not Ready output pin
at the port regardless of a read or write operation during the period of
address matching of both ports. If the address of the first-in port
changes after that and both ports do not have the same address, the
Not Ready output is reset to “H” and the access in the stopped state
is accepted from the last-in port. If the same address is selected by
an address input from both ports simultaneously, a decision by the
arbitration function on the chip also affords access only from one
port, and outputs “L” to the Not Ready output for the other port
invalidate any access from MPU. Tables 3 and 4 give the relationship
between the port arbitration function and port access.
3
MITSUBISHI
〈DIGITAL
ASSP〉
M66221SP/FP
256
×
9-BIT MAIL-BOX
Arbitration Function and Port Access
Contention No. 1 (Address control)
Table 3 gives the port access states and the Not Ready signal output
states if the same address is selected in shared memory by an address
Table 3 Contention Processing by Address Input
Address setting when selecting
same address
First-in A port
First-in B port
First-in A port
First-in B port
First-in A port
First-in B port
First-in A port
First-in B port
Simultaneous A and B ports
Mode setting
Read
Read
Read
Read
Write
Write
Write
Write
A port
Access
,
,
,
,
,
×
,
×
Arbitration Resolved
Not Ready A
H
L
H
L
H
L
H
L
Mode setting
Read
Read
Write
Write
Read
Read
Write
Write
B port
Access
,
,
×
,
,
,
×
,
Arbitration Resolved
input set from A and B ports with CSA = CSB = “L”.
CSA = CSB = “L”
Not Ready B
L
H
L
H
L
H
L
H
Contention No. 2 (CS control)
Table 4 gives the port access states and the Not Ready signal output
states when setting the CS inputs from A and B ports valid, and
Table 4 Contention Processing by CS Input
CS input set when selecting
same address
First-in A port
First-in B port
First-in A port
First-in B port
First-in A port
First-in B port
First-in A port
First-in B port
Simultaneous A and B ports
Note 2: “H” = High level, “L” = Low level
selecting the same address in shared memory with A
0
A to A
7
A=A
0
B
to A
7
B.
A
0
A ~ A
7
A = A
0
B ~ A
7
B
Mode setting
Read
Read
Read
Read
Write
Write
Write
Write
A port
Access
,
,
,
,
,
×
,
×
Arbitration Resolved
Not Ready A
H
L
H
L
H
L
H
L
Mode setting
Read
Read
Write
Write
Read
Read
Write
Write
B port
Access
,
,
×
,
,
,
×
,
Arbitration Resolved
Not Ready B
L
H
L
H
L
H
L
H
4
MITSUBISHI
〈DIGITAL
ASSP〉
M66221SP/FP
256
×
9-BIT MAIL-BOX
ABSOLUTE MAXIMUM RATINGS
(T
a
= 0 ~ 70°C, unless otherwise noted)
Symbol
V
CC
V
I
V
O
P
d
T
stg
Supply voltage
Input voltage
Output voltage
Maximum power dissipation
Storage temperature range
When defining GND pin as a
reference.
T
a
= 25°C
Parameter
Conditions
Ratings
–0.3 ~ +7.0
–0.3 ~ V
CC
+ 0.3
0 ~ V
CC
800
–65 ~ 150
Unit
V
V
V
mW
°C
RECOMMENDED OPERATING CONDITIONS
Symbol
V
CC
GND
V
I
T
opr
Parameter
Supply voltage
Ground
Input voltage
Operating temperature range
Min.
4.5
0
0
Limits
Typ.
5.0
0
Max.
5.5
V
CC
70
Unit
V
V
V
°C
ELECTRICAL CHARACTERISTICS
(T
a
= 0 ~ 70°C, Vcc=5V±10%, unless otherwise noted)
Symbol
V
IH
V
IL
V
OH
V
OL
V
OL
I
IH
I
IL
I
OZH
I
OZL
“H” input voltage
“L” input voltage
“H” output voltage (I/O)
“L” output voltage (I/O)
Open drain “L” output voltage (Not Ready)
“H” input current
“L” input current
Off state “H” output current
Off state “L” output current
I
OH
= –2mA
I
OL
= 4mA
I
OL
= 8mA
V
I
= V
CC
V
I
= GND
CS = V
IH
or OE = V
IH
V
O
= V
CC
CS = V
IH
or OE = V
IH
V
O
= GND
CS
<
0.2V,
Another input V
IN
>
V
CC
– 0.2V
or V
IN
<
0.2V, Output pin open
CSA, CSB = V
IH
CSA or CSB = V
IH
I
OUT
= 0mA
(Active port output pin open)
CSA, CSB
>
V
CC
– 0.2V
Another input V
IN
>
V
CC
– 0.2V
or V
IN
<
0.2V
CSA or CSB
>
V
CC
– 0.2V
Another input V
IN
>
V
CC
– 0.2V
or V
IN
<
0.2V, I
OUT
= 0mA
(Active port output pin open)
Parameter
Test conditions
Min.
2.2
–0.3
2.4
Limits
Typ.
Max.
V
CC
+0.3
0.8
0.5
0.5
10.0
–10.0
10.0
–10.0
Unit
V
V
V
V
V
µA
µA
µA
µA
I
CC
I
SB1
I
SB2
Static current dissipation (active)
Two-port stand-by
One-port stand-by
Stand-by current
60
5
60
mA
mA
mA
I
SB3
Two-port full stand-by
0.1
mA
I
SB4
One-port full stand-by
30
mA
C
I
C
O
Input capacitance
Output capacitance in off state
10
15
pF
pF
Notes 3: The direction in which current flows into the IC is defined as positive (no sign).
4: The above typical values are standard values for V
CC
= 5V and T
a
= 25°C.
5
京公网安备 11010802033920号
EEWORLD
