DM54LS132W/883C datasheet, PDF

DM54LS132W/883C: DescriptionIC,LOGIC GATE,QUAD 2-INPUT NAND,LS-TTL,FP,14PIN,CERAMIC; Categorylogic logic; File Size122KB，3 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

DM54LS132W/883C Overview

IC,LOGIC GATE,QUAD 2-INPUT NAND,LS-TTL,FP,14PIN,CERAMIC

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
package instruction	DFP, FL14,.3
Reach Compliance Code	unknown
JESD-30 code	R-XDFP-F14
JESD-609 code	e0
Logic integrated circuit type	NAND GATE
MaximumI(ol)	0.004 A
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC
encapsulated code	DFP
Encapsulate equivalent code	FL14,.3
Package shape	RECTANGULAR
Package form	FLATPACK
power supply	5 V
Maximum supply current (ICC)	14 mA
Prop。Delay @ Nom-Sup	22 ns
Certification status	Not Qualified
Schmitt trigger	YES
Filter level	MIL-STD-883 Class C
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Base Number Matches	1

How to adjust the brightness of WinCE display programmatically?: How to adjust the brightness of WinCE display through programming?...; zhangssd Embedded System

Windows CE/Mobile R&D Engineer Beijing: WinCE/Windows Mobile R&D Engineer Job Requirements1. Proficient in C/C++ embedded application development under WinCE/Windows Mobile, with more than 2 years of relevant R&D experience; 2. Proficient i...; zhao123ou Embedded System

Doubts about industry, capital and personal wealth accumulation: [b][font=宋体][size=10pt][b]I have friends from all walks of life, including professional managers in the Internet field with high incomes, hermits who have been dormant in state-owned enterprises for m...; 亲善大使 Talking about work

Why do some GPIO pins need to be set to Pull_Up/Pull_Down?: As the title says, some pins are input pins, and some pins are output pins. But why do we need to set the attributes of some pins to pull up or pull down? What are the uses of pull up/pull down? What ...; suery Embedded System

Verilog program for a single digital tube: module seg1(clk,a,seg);input clk;output a;output [7:0] seg; reg [7:0] seg; reg a;reg [23:0] cnt1;reg [3:0] cnt2;always @(posedge clk)begina=1;endalways @(posedge clk)beginif(cnt1!=24'hffffff)begincnt1...; yinhailin FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components