EEWORLDEEWORLDEEWORLD

Part Number

Search

M5LV-512/68-7YI

Description
EE PLD, 7.5 ns, PQFP100
Categorysemiconductor    Programmable logic devices   
File Size536KB,47 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Download Datasheet Parametric View All

M5LV-512/68-7YI Overview

EE PLD, 7.5 ns, PQFP100

M5LV-512/68-7YI Parametric

Parameter NameAttribute value
Number of input and output buses74
Number of terminals100
Minimum operating temperature0.0 Cel
Maximum operating temperature70 Cel
stateTransferred
Programmable logic typeEE PLD
clock_frequency_max71.4 MHz
in_system_programmableYES
jesd_30_codeS-PQFP-G100
jtag_bsYES
Dedicated input quantity0.0
umber_of_macro_cells128
organize0 DEDICATED INPUTS, 74 I/O
Output functionMACROCELL
Packaging MaterialsPLASTIC/EPOXY
ckage_codeQFP
ckage_equivalence_codeQFP100,.63SQ,20
packaging shapeSQUARE
Package SizeFLATPACK
wer_supplies3.3
gation_delay7.5 ns
qualification_statusCOMMERCIAL
sub_categoryProgrammable Logic Devices
Rated supply voltage3.3 V
Minimum supply voltage3 V
Maximum supply voltage3.6 V
surface mountYES
CraftsmanshipCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal spacing0.5000 mm
Terminal locationQUAD
dditional_feature128 MACROCELLS
MACH 5 CPLD Family
Fifth Generation MACH Architecture
FEATURES
x
High logic densities and I/Os for increased logic integration
x
x
x
x
x
x
x
— 128 to 512 macrocell densities
— 68 to 256 I/Os
Wide selection of density and I/O combinations to support most application needs
— 6 macrocell density options
— 7 I/O options
— Up to 4 I/O options per macrocell density
— Up to 5 density & I/O options for each package
Performance features to fit system needs
— 5.5 ns t
PD
Commercial, 7.5 ns t
PD
Industrial
— 182 MHz f
CNT
— Four programmable power/speed settings per block
Flexible architecture facilitates logic design
— Multiple levels of switch matrices allow for performance-based routing
— 100% routability and pin-out retention
— Synchronous and asynchronous clocking, including dual-edge clocking
— Asynchronous product- or sum-term set or reset
— 16 to 64 output enables
— Functions of up to 32 product terms
Advanced capabilities for easy system integration
— 3.3-V & 5-V JEDEC-compliant operations
— IEEE 1149.1 compliant for boundary scan testing
— 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Por
— PCI compliant (-5/-6/-7/-10/-12 speed grades)
— Safe for mixed supply voltage system design
— Bus-Friendly™ Inputs & I/Os
— Individual output slew rate control
— Hot socketing
— Programmable security bit
Advanced E
2
CMOS process provides high performance, cost effective solutions
Supported by ispDesignEXPERT™ software for rapid logic development
— Supports HDL design methodologies with results optimized for MACH 5 devices
— Flexibility to adapt to user requirements
— Software partnerships that ensure customer success
Lattice and Third-party hardware programming support
— LatticePRO™ software for in-system programmability support on PCs and Automat
Equipment
— Programming support on all major programmers including Data I/O, BP Microsystem
and System General
Publication#
20446
Amendment/
0
Rev:
I
Issue Date:
September 2000
Can you help analyze whether this LED power supply circuit is wrong?
The circuit is as shown in the figure. It is powered by 24V and divided into two groups of LEDs, AB. Usually, only one of the groups is lit. The reason is as follows: the customer powered on the LEDs ...
esobao LED Zone
Microcontroller port input problem?
This is a microcontroller IO port input circuit that has been used for many years. EVCC is the common power supply terminal, which is a common anode input. I have always thought that R2 in the figure ...
bigbat MCU
Operation of EEPROM inside PIC microcontroller
//-------------------------------------------------------- //EEPROM byte write program //Function: write a byte to the internal EEPROM //Entry: EEADR = address //EEDATA = data //----------------------...
Jacktang Microcontroller MCU
should be of type reg, genvar
When writing source code in Verilog language, an error message appears: " should be of type reg, genvar" . However, after checking the code, I found that the variable mentioned has been configured as ...
songjeamie FPGA/CPLD
Secrets of the Altium Designer PCB Library
[i=s]This post was last edited by littleshrimp on 2014-10-22 10:53 [/i] [align=left][align=left][color=rgb(70, 70, 70)]Today, when I opened the PCB project and prepared to draw, I found a strange prob...
littleshrimp PCB Design
April Book Festival, know the world through good books - tell us what book you are reading or want to read?
[size=4][color=#ff0000]April Book Festival, Good Books to Know the World[/color][/size] [size=4] [/size] [size=4]Dear netizens[/size][size=4] Tell us[/size] [size=4]What books are you currently readin...
okhxyyo Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2291  2160  1789  2476  1530  47  44  37  50  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号