531QC1030M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531QC1030M00DGR

531QC1030M00DGR: DescriptionCMOS/TTL Output Clock Oscillator, 1030MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531QC1030M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1030MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531QC1030M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1030 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Positive terminal buck/boost LED constant current drive circuit diagram

Application circuit of LM3886

Emergency light circuit with self-charging function

X62W universal milling machine electrical schematic circuit

Programmable switched capacitor low pass filter circuit diagram

Simple ocean wave sound generator circuit

I ported pdfreader from vc++ to EVC, but the execution of m_PdfFile.Create(NULL,WS_VISIBLE,rect,this,0); returns failure: I ported pdfreader from vc++ to EVC, but the execution of m_PdfFile.Create(NULL,WS_VISIBLE,rect,this,0); returns failure. What's going on? !...; 漂叶 Embedded System

Xunwei i.MX6ULL development board boot method and image file format: i.MX6ULL boot mode boot mode I.MX6ULL supports multiple boot modes, and can be booted from EMMC , SD card, NAND FLASH , USB , QSPI and other devices. By looking at Chapter 8 System Boot in the IMX6ULL...; 马佳徐徐 Embedded System

eVC programming dynamically obtains WiFi status: Does anyone know how to use eVC programming to dynamically obtain the WiFi status (including signal strength, connected SSID, etc.), and dynamically modify the local IP, gateway, DNS, etc....; jimykk Embedded System

EEWORLD University - How to generate state machines in PSoC 3/5 using lookup tables: How to generate state machines in PSoC 3/5 using lookup tables : https://training.eeworld.com.cn/course/2018This video introduces how to use PSoC Creator software to generate a state machine in PSoC 3...; chenyy MCU

MCU address?: [b]WrAddr = interface[StateRow].addr [color=magenta]* 2[/color]; [color=blue]What does address * 2 mean[/color]? [/b]...; 1614048761 MCU

ADI New Chinese Information (April 2020): The Chinese information for April 2020 is here! Don’t miss it if you need it!Click[Get information]Data directory: ADI Online Seminar● Condition Monitoring Solutions Accelerate the Implementation of I...; EEWORLD社区 ADI Reference Circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components