EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F9654101VCX

Description
J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16, SIDE-BRAZED, CERAMIC, DIP-16
Categorylogic    logic   
File Size234KB,10 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962F9654101VCX Overview

J-Kbar Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16, SIDE-BRAZED, CERAMIC, DIP-16

5962F9654101VCX Parametric

Parameter NameAttribute value
Parts packaging codeDIP
package instructionDIP,
Contacts16
Reach Compliance Codeunknown
seriesACT
JESD-30 codeR-CDIP-T16
Logic integrated circuit typeJ-KBAR FLIP-FLOP
Number of digits2
Number of functions2
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)27 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose300k Rad(Si) V
Trigger typePOSITIVE EDGE
width7.62 mm
Base Number Matches1
Standard Products
UT54ACS109/UT54ACTS109
Dual J-K Flip-Flops
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 16-pin DIP
- 16-lead flatpack
UT54ACS109 - SMD 5962-96540
UT54ACTS109 - SMD 5962-96541
DESCRIPTION
The UT54ACS109 and the UT54ACTS109 are dual J-K positive
triggered flip-flops. A low level at the preset or clear inputs sets
or resets the outputs regardless of the other input levels. When
preset and clear are inactive (high), data at the J and K input
meeting the setup time requirements are transferred to the out-
puts on the positive-going edge of the clock pulse. Following
the hold time interval, data at the J and K input can be changed
without affecting the levels at the outputs. The flip-flops can
perform as toggle flip-flops by grounding K and tying J high.
They also can perform as D flip-flops if J and K are tied together.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
PRE
L
H
L
H
H
H
H
H
CLR
H
L
L
H
H
H
H
H
CLK
X
X
X
L
J
X
X
X
L
H
L
H
X
K
X
X
X
L
L
H
H
X
OUTPUT
Q
H
L
H
L
1
PINOUTS
16-Pin DIP
Top View
CLR1
J
K1
CLK1
PRE1
Q1
Q1
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
CLR2
J2
K2
CLK2
PRE2
Q2
Q2
16-Lead Flatpack
Top View
CLR1
J1
K1
CLK1
PRE1
Q1
Q1
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
CLR2
J2
K2
CLK2
PRE2
Q2
Q2
LOGIC SYMBOL
Q
L
H
H
1
PRE1
J1
CLK1
K1
CLR1
PRE2
J2
CLK2
(5)
(2)
(4)
(3)
(1)
(11)
(14)
(12)
S
J1
C1
K1
R
(6)
Q1
(7)
Q1
H
Toggle
(10)
Q2
No Change
H
L
(13)
K2
(15)
CLR2
(9)
Q2
No Change
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and
IEC Publication 617-12.
Note:
1. The output levels in this configuration are not guaranteed to meet the minimum
levels for V
OH
if the lows at preset and clear are near V
IL
maximum. In
addition, this configuration is nonstable; that is, it will not persist when either
preset or clear returns to its inactive (high) level.
1
MTK7688 GPIO Operation
GPIO operation of MTK7688 If the learning of software application development starts with typing "helloworld", then the development of electronic drivers basically starts with lighting the lights. It ...
wateras1 RF/Wirelessly
Could any expert please explain this quartus compilation waring
Does it mean that the tri-state gate and OD gate are removed? What is the reason for this warning? My code is cut out as follows: inout dq; reg oe; assign dq = oe?1'b0:1'bz; Is there any problem with ...
cococecil FPGA/CPLD
TI chip strange labeling
Today I saw a chip CD4504, which is a TTL to COMS level chip. TI's chip is marked as CM504B, and the chip CD4051B I bought is marked as CM051B. It seems that CD4 has been replaced by CM. Haha, I almos...
bigbat Microcontroller MCU
Hiring an RF technical engineer!
Contact QQ: 262307651...
zhuangxilong Recruitment
Beginners ask questions about ARM and operating systems
I just started learning arm-linux recently. I have a 2410 development board on hand. I have read some things, but I am stuck on a problem. Don't laugh at me~ beginner~:::::::::::::::::::::::::::::::::...
wangxingfei ARM Technology
CircuitCo Gives Away Free Educational BoosterPack
It is still a launchpad expansion board with rich resources[table=98%,rgb(249, 249, 249)] [tr][td]ompatibility[/td][td]MSP430 LaunchPad[/td][/tr] [tr][td]Power[/td][td]3.3V via expansion header[/td][/...
wstt Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2558  2379  2863  994  1791  52  48  58  21  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号