EEWORLDEEWORLDEEWORLD

Part Number

Search

CN5850-600LPBG1521-SCP

Description
Micro Peripheral IC
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size1MB,2 Pages
ManufacturerCavium Networks
Download Datasheet Parametric View All

CN5850-600LPBG1521-SCP Overview

Micro Peripheral IC

CN5850-600LPBG1521-SCP Parametric

Parameter NameAttribute value
MakerCavium Networks
package instruction,
Reach Compliance Codeunknown
Base Number Matches1
Networks That Think ...
TM
Multi-Core MIPS64 Processors
R
OCTEON Plus CN58XX 4 to 16-Core MIPS64-Based SoCs
TM
Product Brief
OVERVIEW
The OCTEON™ Plus CN58XX family of Multi-core MIPS64 processors targets intelligent networking, control plane,
storage, and wireless applications in next-generation equipment from 2 Gbps to full-duplex 10 Gbps (20 Gbps) performance.
The family includes 10 different software-compatible parts, with four to sixteen cnMIPS64 cores on a single chip that integrate
next-generation networking I/Os along with the most advanced security and application hardware acceleration to deliver
a 2x – 3x performance, power and real-estate value proposition over alternatives.
FEATURES
Pin and software compatible with the leading
OCTEON CN38XX/CN36XX family
4-16 cnMIPS™ CPU cores (MIPS64/32 compatible) with MMU
Available in 500 MHz to 800 MHz versions
Enhanced MIPS64 integer (Release2) instruction set
Dual-issue, five-stage pipeline, optimized latencies
Auto instruction pre-fetching and advanced data
pre-fetching features to minimize memory stalls
BENEFITS
Market-leading performance
Up to 28.8 Billion instructions per second
Leading-edge application performance
-
Up to 30 Mpps 64B IP forwarding
-
Full-duplex up to 10 Gbps for TCP, IPsec, SSL, KASUMI
-
Up to 5 Gbps for Regular Expression
Compression/Decompression
High-performance coherent memory subsystem
Up to 2MB ECC protected 8-way set associative L2
cache with locking, partitioning features for optimal performance
Integrated mainstream 128/144-bit DDR2 memory controller with
ECC, up to DDR2-800
Optional, additional, low-latency 2x18-bit or 4x9-bit RLDRAM2
for content based processing, meta-data and TCAM connectivity
Packet I/O processing, QoS, TCP Acceleration
Support for IPsec, SSL, SRTP, WLAN and UMTS/LTE
security (includes DES, 3DES, AES-GCM, AES up to 256,
SHA1, SHA-2 up to SHA-512, RSA up to 8192, DH, KASUMI)
Regular Expression, Compression/Decompression
Up to 2 sets of I/Os - each configurable as 4x
10/100/1000 Ethernet MACs (RGMII) or SPI-4.2
Integrated 64-bit, 133 MHz PCI-X host or slave
Double L1/L2 caches and up to 3x Interconnect
bandwidth along with 1 GHz Core delivers up to 2x
performance over OCTEON CN38XX
Sophisticated hardware based QoS support
Queuing, scheduling
Very low latency for real-time traffic
Integrated coprocessors for application acceleration
Reduced BOM cost with essential interfaces for
standalone Routers/Appliances, Line-card and
Services-card applications
Flexible architecture allows host and coprocessor
Implementations
Industry-standard programming model without any need
for Proprietary Tools or Micro-coding
Fully software compatible with OCTEON CN31XX and
CN30XX to deliver 1- 16 CPU scalability
2x – 3x advantage over alternative system architectures in
performance and power for L4-L7 data and security
services
2x performance/watt over OCTEON CN38XX
Integrated high-performance networking interfaces
Comprehensive development environment with Linux,
VxWorks, OSE and C/C++ support
Optimized power consumption: 15W – 40W
Package: 1521 FCBGA
OCTEON Plus CN58XX
- Block Diagram
805 East Middlefield Road
Mountain View, CA 94043
T
650.623.7000
F
650.625.9751
E
sales@caviumnetworks.com
www.caviumnetworks.com
Suppression of Internal Interference in Electrical Equipment
Suppression of Internal Interference in Electrical Equipment1 Generation and transmission of interference1?1Generation of interferenceIn the process of working, electrical equipment is subject to vari...
zbz0529 Industrial Control Electronics
Please help me, protues experts!
) Design requirements ①Basic requirements a. Output voltage: range 0 ~ + 9.9V , step 0.1V , ripple no more than 10mV ; b. Output current: 500mA ; c. The output voltage value is displayed by the digita...
lq812008 Microcontroller MCU
[Novice FPGA VHDL Learning Post] Post 5 Key Operation
[align=center][size=5][color=red]【Rookie FPGA VHDL Learning Post】Post 5[/font] [font=Times New Roman] [/font]Buttons[/color][/size][/align][align=left][size=4][color=red]The first step, let's take a l...
常见泽1 FPGA/CPLD
How is this LED lamp made?
LED desk lamp seen in Hotel The exterior is made of aluminum, especially the LED lighting part, which has basically no external wiring and screws. May I ask what kind of processing and production meth...
se7ens LED Zone
Open source KiCad EDA Chinese data collection and compilation
Preface: Recently, there have been many discussions on KiCad software on the forum. I looked it up online and found the following article, which is quite detailed. Netizens who are interested in KiCad...
okhxyyo PCB Design
How to connect a passive crystal oscillator to an active crystal oscillator?
The circuit board was developed by someone else in the early days, but now I can't find the person who developed it. I want to replace the passive crystal oscillator with an active crystal oscillator ...
巫毒猫 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1188  2646  1905  566  2586  24  54  39  12  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号