EEWORLDEEWORLDEEWORLD

Part Number

Search

M5-384/160-10HI

Description
EE PLD, 7.5 ns, PQFP100
CategoryProgrammable logic devices    Programmable logic   
File Size536KB,47 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Download Datasheet Parametric View All

M5-384/160-10HI Overview

EE PLD, 7.5 ns, PQFP100

M5-384/160-10HI Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeQFP
package instructionHEAT SINK, PLASTIC, QFP-208
Contacts208
Reach Compliance Codecompli
ECCN codeEAR99
Other featuresYES
maximum clock frequency58.8 MHz
In-system programmableYES
JESD-30 codeS-PQFP-G208
JESD-609 codee0
JTAG BSTYES
length28 mm
Humidity sensitivity level3
Dedicated input times
Number of I/O lines160
Number of macro cells384
Number of terminals208
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize0 DEDICATED INPUTS, 160 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeHFQFP
Encapsulate equivalent codeHQFP208,1.2SQ,20
Package shapeSQUARE
Package formFLATPACK, HEAT SINK/SLUG, FINE PITCH
Peak Reflow Temperature (Celsius)225
power supply5 V
Programmable logic typeEE PLD
propagation delay10 ns
Certification statusNot Qualified
Maximum seat height4.1 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width28 mm
Base Number Matches1
MACH 5 CPLD Family
Fifth Generation MACH Architecture
FEATURES
x
High logic densities and I/Os for increased logic integration
x
x
x
x
x
x
x
— 128 to 512 macrocell densities
— 68 to 256 I/Os
Wide selection of density and I/O combinations to support most application needs
— 6 macrocell density options
— 7 I/O options
— Up to 4 I/O options per macrocell density
— Up to 5 density & I/O options for each package
Performance features to fit system needs
— 5.5 ns t
PD
Commercial, 7.5 ns t
PD
Industrial
— 182 MHz f
CNT
— Four programmable power/speed settings per block
Flexible architecture facilitates logic design
— Multiple levels of switch matrices allow for performance-based routing
— 100% routability and pin-out retention
— Synchronous and asynchronous clocking, including dual-edge clocking
— Asynchronous product- or sum-term set or reset
— 16 to 64 output enables
— Functions of up to 32 product terms
Advanced capabilities for easy system integration
— 3.3-V & 5-V JEDEC-compliant operations
— IEEE 1149.1 compliant for boundary scan testing
— 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Por
— PCI compliant (-5/-6/-7/-10/-12 speed grades)
— Safe for mixed supply voltage system design
— Bus-Friendly™ Inputs & I/Os
— Individual output slew rate control
— Hot socketing
— Programmable security bit
Advanced E
2
CMOS process provides high performance, cost effective solutions
Supported by ispDesignEXPERT™ software for rapid logic development
— Supports HDL design methodologies with results optimized for MACH 5 devices
— Flexibility to adapt to user requirements
— Software partnerships that ensure customer success
Lattice and Third-party hardware programming support
— LatticePRO™ software for in-system programmability support on PCs and Automat
Equipment
— Programming support on all major programmers including Data I/O, BP Microsystem
and System General
Publication#
20446
Amendment/
0
Rev:
I
Issue Date:
September 2000
【低功耗】Low-power high-level synthesis for FPGA architectures
This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estimator closely reflects ...
cillyfly FPGA/CPLD
dB, why is it so important for RF engineers?
When it comes to RF design project indicators, the most common word is dB. For an RF engineer, dB is sometimes as familiar as his or her own name. dB is a logarithmic unit that provides a convenient w...
btty038 RF/Wirelessly
[New Year's Flavor Competition] + Show off your New Year's Eve dinner and see where the Coke is. If you find it, you win a prize!
[i=s]This post was last edited by Wang Xingang on 2019-2-12 09:16[/i] [size=14px]I wish all the pigs a happy life! May everything go well! (Make more money from chicken feet and pig trotters, and you ...
王欣刚 Talking
Ask a question about near, far, huge pointers~~~
I am currently maintaining a DOS program for industrial computers, and I found that the old code seems to have problems. It is like this: long huge* pdata; // declare giant pointer pdata=(long huge*)f...
liu600221 Embedded System
【RPi PICO】Calculate Mandelbrot Improved Version
The previous version of the program has been modified to use different characters to represent different colors (divergence speeds), which has a better effect.from time import ticks_ms, ticks_diffMAX_...
dcexpert MicroPython Open Source section
Find an English article about UC/OS-II, extra points!!!
Can anyone give me an English document about UC/OS-II (about 3000 words on any aspect of it), preferably with Chinese and English translations! The correct website address is also fine! Thank you!...
maosongbai Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1113  1968  1523  567  1873  23  40  31  12  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号