M5-320/192-7AI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> M5-320/192-7AI

M5-320/192-7AI: DescriptionEE PLD, 7.5 ns, PQFP100; CategoryProgrammable logic devices Programmable logic; File Size536KB，47 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com

Download Datasheet Parametric View All

M5-320/192-7AI Overview

EE PLD, 7.5 ns, PQFP100

M5-320/192-7AI Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Lattice
Parts packaging code	BGA
package instruction	LBGA,
Contacts	256
Reach Compliance Code	compli
ECCN code	EAR99
maximum clock frequency	71.4 MHz
JESD-30 code	S-PBGA-B256
length	27 mm
Humidity sensitivity level	3
Dedicated input times
Number of I/O lines	192
Number of terminals	256
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	0 DEDICATED INPUTS, 192 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Package shape	SQUARE
Package form	GRID ARRAY, LOW PROFILE
Peak Reflow Temperature (Celsius)	225
Programmable logic type	EE PLD
propagation delay	7.5 ns
Certification status	Not Qualified
Maximum seat height	1.7 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
width	27 mm

Preview

Download Datasheet

View All

MACH 5 CPLD Family

Fifth Generation MACH Architecture

FEATURES

High logic densities and I/Os for increased logic integration

— 128 to 512 macrocell densities

— 68 to 256 I/Os

Wide selection of density and I/O combinations to support most application needs

— 6 macrocell density options

— 7 I/O options

— Up to 4 I/O options per macrocell density

— Up to 5 density & I/O options for each package

Performance features to ﬁt system needs

— 5.5 ns t

Commercial, 7.5 ns t

Industrial

— 182 MHz f

CNT

— Four programmable power/speed settings per block

Flexible architecture facilitates logic design

— Multiple levels of switch matrices allow for performance-based routing

— 100% routability and pin-out retention

— Synchronous and asynchronous clocking, including dual-edge clocking

— Asynchronous product- or sum-term set or reset

— 16 to 64 output enables

— Functions of up to 32 product terms

Advanced capabilities for easy system integration

— 3.3-V & 5-V JEDEC-compliant operations

— IEEE 1149.1 compliant for boundary scan testing

— 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Por

— PCI compliant (-5/-6/-7/-10/-12 speed grades)

— Safe for mixed supply voltage system design

— Bus-Friendly™ Inputs & I/Os

— Individual output slew rate control

— Hot socketing

— Programmable security bit

Advanced E

CMOS process provides high performance, cost effective solutions

Supported by ispDesignEXPERT™ software for rapid logic development

— Supports HDL design methodologies with results optimized for MACH 5 devices

— Flexibility to adapt to user requirements

— Software partnerships that ensure customer success

Lattice and Third-party hardware programming support

— LatticePRO™ software for in-system programmability support on PCs and Automat

Equipment

— Programming support on all major programmers including Data I/O, BP Microsystem

and System General

Publication#

20446

Amendment/

Rev:

Issue Date:

September 2000

Recommended Resources

60W OCL power amplifier circuit

Mutual aid housekeeping alarm circuit

HF-10A type electromagnetic cooker circuit

Simple temperature control circuit diagram

Attach musical time signal circuit diagram to electronic watch

DVD remote control circuit, format is SAA3010

S3C6410 WINCE6 SD card upgrade solution: I've been thinking about a question recently, which is about SD card upgrade. I've seen Samsung release SD card upgrade under 2442, but there is a flaw that it only supports small-capacity cards in FA...; user8786 Embedded System

How to import the components of the schematic into your own schematic library?: As the title says, I have come across a schematic diagram, but there is no schematic library for it, so I want to import the components of the schematic diagram into my own schematic library. How can ...; ENDBEN PCB Design

Msp430 contains ADC12 module: [size=4] The features of the ADC12 module in the msp430 microcontroller are as follows: 12-bit conversion accuracy, 1-bit nonlinear error, 1-bit nonlinear integral error; multiple clock sources for th...; 灞波儿奔 Microcontroller MCU

Show the process of WEBENCH design + 3 series and 3 parallel LED: This can be used for lighting, it is adaptable and convenient...; pleasemissme Analogue and Mixed Signal

Ask about DSPBIOS: In the project, add the .cmd and .cdb files generated after saving the configuration fileCompile error:js: \"./ti_dilate_test.cdb\", line 4: missing ; before statementjs: object CACHE_L2 :: MEM {js: ....; damofeishazcj DSP and ARM Processors

Electronic compass HMC5883FPGA program: I am now testing the electronic compass HMC5883. Many of the ones on the Internet are programmed by microcontrollers. If anyone has one programmed in Verilog, please send it to me. Thank you....; zhuhuaiyi5 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components