EEWORLDEEWORLDEEWORLD

Part Number

Search

MT58L64L36FF-6.8

Description
Standard SRAM, 64KX36, 6.8ns, CMOS, PBGA165, FBGA-165
Categorystorage    storage   
File Size484KB,25 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric View All

MT58L64L36FF-6.8 Overview

Standard SRAM, 64KX36, 6.8ns, CMOS, PBGA165, FBGA-165

MT58L64L36FF-6.8 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerCypress Semiconductor
Parts packaging codeBGA
package instructionTBGA,
Contacts165
Reach Compliance Codeunknown
ECCN code3A991.B.2.A
Maximum access time6.8 ns
JESD-30 codeR-PBGA-B165
JESD-609 codee0
length15 mm
memory density2359296 bit
Memory IC TypeSTANDARD SRAM
memory width36
Humidity sensitivity level3
Number of functions1
Number of terminals165
word count65536 words
character code64000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize64KX36
Package body materialPLASTIC/EPOXY
encapsulated codeTBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)220
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width13 mm
Base Number Matches1
2Mb: 128K x 18, 64K x 32/36
FLOW-THROUGH SYNCBURST SRAM
2Mb SYNCBURST
SRAM
FEATURES
• Fast clock and OE# access times
• Single +3.3V +0.3V/-0.165V power supply (V
DD
)
• Separate +3.3V or +2.5V isolated output buffer
supply (V
DD
Q)
• SNOOZE MODE for reduced-power standby
• Common data inputs and data outputs
• Individual BYTE WRITE control and GLOBAL
WRITE
• Three chip enables for simple depth expansion and
address pipelining
• Clock-controlled and registered addresses, data
I/Os and control signals
• Internally self-timed WRITE cycle
• Burst control pin (interleaved or linear burst)
• Automatic power-down
• 100-pin TQFP package
• 165-pin FBGA package
• Low capacitive bus loading
• x18, x32, and x36 versions available
MT58L128L18F, MT58L64L32F,
MT58L64L36F; MT58L128V18F,
MT58L64V32F, MT58L64V36F
3.3V V
DD
, 3.3V or 2.5V I/O, Flow-Through
100-Pin TQFP*
165-Pin FBGA
(Preliminary Package Data)
OPTIONS
• Timing (Access/Cycle/MHz)
6.8ns/8.0ns/125 MHz
7.5ns/8.8ns/113 MHz
8.5ns/10ns/100 MHz
10ns/15ns/66 MHz
• Configurations
3.3V I/O
128K x 18
64K x 32
64K x 36
2.5V I/O
128K x 18
64K x 32
64K x 36
• Packages
100-pin TQFP
165-pin FBGA
• Operating Temperature Range
Commercial (0°C to +70°C)
Part Number Example:
MARKING
-6.8
-7.5
-8.5
-10
MT58L128L18F
MT58L64L32F
MT58L64L36F
MT58L128V18F
MT58L64V32F
MT58L64V36F
T
F
None
*JEDEC-standard MS-026 BHA (LQFP).
GENERAL DESCRIPTION
The Micron
®
SyncBurst
SRAM family employs
high-speed, low-power CMOS designs that are fabri-
cated using an advanced CMOS process.
Micron’s 2Mb SyncBurst SRAMs integrate a 128K x
18, 64K x 32, or 64K x 36 SRAM core with advanced
synchronous peripheral circuitry and a 2-bit burst
counter. All synchronous inputs pass through registers
controlled by a positive-edge-triggered single clock
input (CLK). The synchronous inputs include all ad-
dresses, all data inputs, active LOW chip enable (CE#),
MT58L64L36FT-8.5*
*See page 24 for the FBGA Part Marking Guide
2Mb: 128K x 18, 64K x 32/36 Flow-Through SyncBurst SRAM
MT58L128L18F_2.p65 – Rev. 8/00
1
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2000, Micron Technology, Inc.
Keyboard Problems
Among them, port D4 is connected to a button, port C0 and port C1 are connected to an LED light respectively. Press D4, C0 lights up, C1 turns off, then press C0 turns off, C1 turns on, then press C1 ...
sunsyh888 Microchip MCU
Simple but you may not understand the JTAG interface
JTAG interface1JTAG (Joint Test Action Group) is an international standard test protocol (IEEE 1149.1 compatible), mainly used for internal chip testing. Most advanced devices now support the JTAG pro...
ming1005 DSP and ARM Processors
What are the functions of InitLDI_LTV350 and Write_LDI_LTV350 in main.c in eboot?
SMDK2450 FMD version: Code in InitDisplay: [code] #elif (BSP_TYPE == BSP_SMDK2450) void Delay(void) { volatile int i; for(i=0; i MISCCR |= (1GPCUDP = 0xFFFFFFFF; s2450IOP-> GPCCON = 0xAAAAAAAAA; s2450...
穆特兰舍 Embedded System
Ask a question about transformers~
1. The voltage ratio of the transformer is 5:4, but the output voltage is far from this value when applied. The actual output voltage is about 20V lower than the theoretical value. For example: I inpu...
husthxh Power technology
How does a mechanic who loves running set a running schedule?
[size=4][b]Pain is inevitable. Suffering is optional.[/b]Pain is inevitable, but suffering is optional. This is a quote from the writer Haruki Murakami in "What I Talk About When I Run". As a runner, ...
mzb2012 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2708  653  1978  1482  2445  55  14  40  30  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号