D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu r xmu ai s
o
a
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
®
HIP6021
Data Sheet
March 8, 2005
FN4684.1
Advanced PWM and Triple Linear Power
Controller
The HIP6021 provides the power control and protection for
four output voltages in high-performance, graphics intensive
microprocessor and computer applications. The IC integrates
a voltage-mode PWM controller and three linear controllers,
as well as the monitoring and protection functions into a 28-
pin SOIC package. The PWM controller regulates the
microprocessor core voltage with a synchronous-rectified
buck converter. The linear controllers regulate the computer
system’s AGP 1.5V or 3.3V bus power, the 1.5V GTL bus
power, and the 1.8V power for the North/South Bridge core
voltage and/or cache memory circuits. The HIP6021 includes
an Intel-compatible, TTL 5-input digital-to-analog converter
(DAC) that adjusts the core PWM output voltage from 1.3V
DC
to 2.05V
DC
in 0.05V steps and from 2.1V
DC
to 3.5V
DC
in
0.1V increments. The precision reference and voltage-mode
control provide
±1%
static regulation. The AGP bus power
linear controller’s output (V
OUT2
) is user-selectable, through a
TTL-compatible signal applied at the SELECT pin, for levels of
1.5V or 3.3V with
±3%
accuracy. Based on the status of the
FIX pin, the other two linear regulators provide either fixed
output voltages of 1.5V±3% (V
OUT3
) and 1.8V±3% (V
OUT4
),
or user-adjustable by means of an external resistor divider. All
linear controllers can employ either N-channel MOSFETs or
bipolar NPNs for the pass transistor.
The HIP6021 monitors all the output voltages. A single Power
Good signal is issued when the core is within
±10%
of the
DAC setting and all other outputs are above their under-
voltage levels. Additional built-in over-voltage protection for
the core output uses the lower MOSFET to prevent output
voltages above 115% of the DAC setting. The PWM
controller’s over-current function monitors the output current
by using the voltage drop across the upper MOSFET’s
r
DS(ON)
.
Features
• Provides 4 Regulated Voltages
- Microprocessor Core, AGP Bus, Memory, and GTL Bus
Power
• Drives N-Channel MOSFETs
• Linear Regulator Drives Compatible with both MOSFET
and Bipolar Series Pass Transistors
• Fixed or Externally Resistor-Adjustable Linear Outputs
(FIX Pin)
• Simple Single-Loop Control Design
- Voltage-Mode PWM Control
• Fast PWM Converter Transient Response
- High-Bandwidth Error Amplifier
- Full 0% to 100% Duty Ratio
• Excellent Output Voltage Regulation
- Core PWM Output:
±1%
Over Temperature
- Other Outputs:
±3%
Over Temperature
• TTL-Compatible 5-Bit DAC Microprocessor Core Output
Voltage Selection
- Wide Range . . . . . . . . . . . . . . . . . . . 1.3V
DC
to 3.5V
DC
• Power-Good Output Voltage Monitor
• Over-Voltage and Over-Current Fault Monitors
- Switching Regulator Does Not Require Extra Current
Sensing Element, Uses MOSFET’s r
DS(ON)
• Small Converter Size
- Constant Frequency Operation
- 200kHz Free-Running Oscillator; Programmable From
50kHz to Over 1MHz
- Small External Component Count
• Pb-Free Available (RoHS Compliant)
Pinout
HIP6021 (SOIC)
TOP VIEW
DRIVE2 1
28 VCC
27 UGATE
26 PHASE
25 LGATE
24 PGND
23 OCSET
22 VSEN1
21 FB
20 COMP
19 VSEN3
18 DRIVE3
17 GND
16 VAUX
15 DRIVE4
Ordering Information
PART NUMBER
HIP6021CB
HIP6021CBZ (Note)
HIP6021EVAL1
TEMP.
RANGE (
o
C)
0 to 70
0 to 70
PACKAGE
28 Ld SOIC
PKG.
DWG. #
M28.3
FIX 2
VID4 3
VID3 4
VID2 5
VID1 6
VID0 7
PGOOD 8
SD 9
VSEN2 10
SELECT 11
28 Ld SOIC (Pb-free) M28.3
Evaluation Board
Add “-T” suffix for tape and reel.
NOTE: Intersil Pb-free products employ special Pb-free material sets; molding
compounds/die attach materials and 100% matte tin plate termination finish, which are
RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that
meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
Applications
• Motherboard Power Regulation for Computers
1
SS 12
FAULT/RT 13
VSEN4 14
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil (and design) is a trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 1999, 2005. All Rights Reserved
HIP6021
Absolute Maximum Ratings
Supply Voltage, V
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +15V
PGOOD, RT/FAULT, DRIVE, PHASE,
and GATE Voltage . . . . . . . . . . . . . . . GND - 0.3V to V
CC
+ 0.3V
Input, Output or I/O Voltage . . . . . . . . . . . . . . . . . . GND -0.3V to 7V
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 1
Thermal Information
Thermal Resistance (Typical, Note 1)
θ
JA
(
o
C/W)
SOIC Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
70
Maximum Junction Temperature (Plastic Package) . . . . . . . 150
o
C
Maximum Storage Temperature Range . . . . . . . . . . -65
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300
o
C
(SOIC - Lead Tips Only)
Operating Conditions
Supply Voltage, V
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . +12V
±10%
Ambient Temperature Range . . . . . . . . . . . . . . . . . . . . 0
o
C to 70
o
C
Junction Temperature Range . . . . . . . . . . . . . . . . . . . 0
o
C to 125
o
C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1.
θ
JA
is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications
PARAMETER
VCC SUPPLY CURRENT
Nominal Supply Current
POWER-ON RESET
Rising VCC Threshold
Falling VCC Threshold
Rising VAUX Threshold
VAUX Threshold Hysteresis
Rising V
OCSET
Threshold
OSCILLATOR
Free Running Frequency
Total Variation
Ramp Amplitude
Recommended Operating Conditions, Unless Otherwise Noted. Refer to Block and Simplified Power System
Diagrams, and Typical Application Schematic
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
I
CC
UGATE, LGATE, DRIVE2, DRIVE3, and
DRIVE4 Open
-
9
-
mA
V
OCSET
= 4.5V
V
OCSET
= 4.5V
V
OCSET
= 4.5V
V
OCSET
= 4.5V
-
8.2
-
-
-
-
-
2.5
0.5
1.26
10.4
-
-
-
-
V
V
V
V
V
F
OSC
RT = OPEN
6kΩ < RT to GND < 200kΩ
185
-15
-
200
-
1.9
215
+15
-
kHz
%
V
P-P
∆V
OSC
RT = Open
DAC AND BANDGAP REFERENCE
DAC(VID0-VID4) Input Low Voltage
DAC(VID0-VID4) Input High Voltage
DACOUT Voltage Accuracy
Bandgap Reference Voltage
Bandgap Reference Tolerance
LINEAR REGULATORS (OUT2, OUT3, AND OUT4)
Regulation (All Linears)
VSEN2 Regulation Voltage
VSEN2 Regulation Voltage
VSEN3 Regulation Voltage
VSEN4 Regulation Voltage
Under-Voltage Level (VSEN/VREG)
Under-Voltage Hysteresis (VSEN/VREG)
Output Drive Current (All Linears)
VREG
2
VREG
2
VREG
3
VREG
4
VSEN
UV
VSEN Rising
VSEN Falling
VAUX-V
DRIVE
> 0.6V
SELECT < 0.8V
SELECT > 2.0V
-
-
-
-
-
-
-
20
3
1.5
3.3
1.5
1.8
75
7
40
-
-
-
-
-
-
-
-
%
V
V
V
V
%
%
mA
V
BG
-
2.0
-1.0
-
-2.5
-
-
-
1.265
-
0.8
-
+1.0
-
+2.5
V
V
%
V
%
4
NXP MCU
京公网安备 11010802033920号
EEWORLD
