EEWORLDEEWORLDEEWORLD

Part Number

Search

EN29LV160AB-70TCP

Description
16 MEGABIT (2048K X 8- BIT / 1024 K X 16-BIT) FLASH MEMORY
File Size405KB,43 Pages
ManufacturerETC
Download Datasheet View All

EN29LV160AB-70TCP Overview

16 MEGABIT (2048K X 8- BIT / 1024 K X 16-BIT) FLASH MEMORY

EN29LV160A
EN29LV160A
16 Megabit (2048K x 8-bit / 1024K x 16-bit) Flash Memory
Boot Sector Flash Memory, CMOS 3.0 Volt-only
FEATURES
3.0V, single power supply operation
- Minimizes system level power requirements
High performance
- Access times as fast as 70 ns
Low power consumption (typical values at 5
MHz)
- 9 mA typical active read current
- 20 mA typical program/erase current
- Less than 1
µA
standby current
- Sector erase time: 500ms typical
- Chip erase time: 17.5s typical
JEDEC Standard program and erase
commands
JEDEC standard DATA# polling and toggle
bits feature
Single Sector and Chip Erase
Sector Unprotect Mode
Embedded Erase and Program Algorithms
Erase Suspend / Resume modes:
Read and program another Sector during
Erase Suspend Mode
Triple-metal double-poly triple-well CMOS
Flash Technology
Low Vcc write inhibit < 2.5V
minimum 1,000K program/erase endurance
Flexible Sector Architecture:
- One 16-Kbyte, two 8-Kbyte, one 32-Kbyte,
and thirty-one 64-Kbyte sectors (byte mode)
- One 8-Kword, two 4-Kword, one 16-Kword
and thirty-one 32-Kword sectors (word mode)
Sector protection :
- Hardware locking of sectors to prevent
program or erase operations within individual
sectors
- Additionally, temporary Sector Group
Unprotect allows code changes in previously
locked sectors.
High performance program/erase speed
- Byte/Word program time: 8µs typical
cycle
Package Options
- 48-pin TSOP (Type 1)
- 48 ball 6mm x 8mm FBGA
Commercial and Industrial Temperature
Range
GENERAL DESCRIPTION
The EN29LV160A is a 16-Megabit, electrically erasable, read/write non-volatile flash memory,
organized as 2,097,152 bytes or 1,048,576 words. Any byte can be programmed typically in 8µs.
The EN29LV160A features 3.0V voltage read and write operation, with access times as fast as
70ns to eliminate the need for WAIT states in high-performance microprocessor systems.
The EN29LV160A has separate Output Enable (OE#), Chip Enable (CE#), and Write Enable
(WE#) controls, which eliminate bus contention issues. This device is designed to allow either
single Sector or full chip erase operation, where each Sector can be individually protected
against program/erase operations or temporarily unprotected to erase or program. The device
can sustain a minimum of 1,000K program/erase cycles on each Sector.
This Data Sheet may be revised by subsequent versions
1
or modifications due to changes in technical specifications.
©2004 Eon Silicon Solution, Inc., www.essi.com.tw
Rev. C, Issue Date: 2005/01/07
About the conflict between sleep and watchdog
Dear experts:I am going to make a handheld device recently and need to use the STOP mode of stm32F103. But at the same time, I have enabled the independent watchdog. Whenever I enter the STOP mode, th...
colorcharge stm32/stm8
TMS320F2812 serial port learning routine
[url=http://www.61ic.com/vip/DSP/TIDSP/C2000/code/200710/12689.html]TMS320F2812 serial port learning routine[/url]...
呱呱 Microcontroller MCU
Reduce Bluetooth development time by 70% with Bluetooth Developer Studio
[color=#333333][font=Arial]Do you know? In the era of the Internet of Things (IoT), the process of designing products will become very different from before. Perhaps you have heard that this will be a...
azhiking RF/Wirelessly
What does fully threaded mean?
In the description of the SD card driver in the Windows CE5.0 help document, there is a sentence: The client driver interface allows a client driver to scale from a simple, synchronously accessed stor...
1984dlq Embedded System
A sudden disaster--let me have a glimpse into "cloud computing"
"There are unexpected changes in the weather, and people are subject to misfortunes and blessings at any time." This sentence is really insightful! I was smooth sailing a while ago, and everything I w...
yedaiqun Medical Electronics
Problems with matrix input in FPGA.
I am now trying to do a 4*4 matrix operation. First, I need to input the matrix into registers (Verilog does not have the concept of two dimensions), and then perform operations on these registers. My...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1746  1231  1916  804  2835  36  25  39  17  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号