M470T6554CZ0-CC datasheet, PDF

Datasheet> All Categories > M470T6554CZ0-CC

Preview

M470T6554CZ0-CC: DescriptionDDR2 Unbuffered SODIMM; File Size272KB，20 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/

Download Datasheet View All

M470T6554CZ0-CC Overview

DDR2 Unbuffered SODIMM

Preview

Download Datasheet

View All

256MB, 512MB, 1GB Unbuffered SODIMMs

DDR2 SDRAM

DDR2 Unbuffered SODIMM

200pin Unbuffered SODIMM based on 512Mb C-die

64bit Non-ECC

Revision 1.1

March 2005

Rev. 1.1 Mar. 2005

256MB, 512MB, 1GB Unbuffered SODIMMs

Input/Output Functional Description

Symbol

CK0-CK1

Type

Input

Function

DDR2 SDRAM

The system clock inputs. All address and command lines are sampled on the cross point of the rising edge

of CK and falling edge of CK . A Delay Locked Loop (DLL) circuit is driven from the clock input and output

timing for read operations is synchronized to the input clock.

Activates the DDR2 SDRAM CK signal when high and deactivates the CK signal when low, By deactivat-

ing the clocks, CKE low initiates the Power Down mode or the Self Refesh mode.

Enables the associated DDR2 SDRAM command decoder when low and disables the command decoder

when high. When the command decoder is disabled, new commands are ignored but previous operations

continue. Rank 0 is selected by S0, Rank 1 is selected by S1. Ranks are also called “Physical banks”.

When sampled at the cross point of the rising edge of CK and falling edge of CK, CAS, RAS, and WE

define the operation to be executed by the SDRAM.

Selects which DDR2 SDRAM internal bank is activated.

Asserts on-die termination for DQ, DM, DQS, and DQS signals if enabled via the DDR2 SDRAM Extended

Mode Register Set (EMRS).

During a Bank Activate command cycle, defines the row address when sampled at the cross point of the

rising edge of CK and falling edge of CK. During a Read or Write command cycle, defines the column

address when sampled at the cross point of the rising edge of CK and falling edge of CK. In addition to the

column address, AP is used to invoke autoprecharge operation at the end of the burst read or write cycle.

If AP is high, autoprecharge is selected and BA0-BAn defines the bank to be precharged. If AP is low,

autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0-BAn

to control which bank(s) to precharge. If AP is high, all banks will be pecharged regardiess of the state of

BA0-BAn inputs. If AP is low, then BA0-BAn are used to define which bank to precharge.

Data Input/Output pins.

The data write masks, associated with one data byte. In Write mode, DM operates as a byte

mask by allowing input data to be written if it is low but blocks the write operation if it is high. In

Read mode, DM lines have no effect.

The data strobes, associated with one data byte, sourced with data transfers. In Write mode,

the data strobe is sourced by the controller and is centered in the data window. In Read mode,

the data strobe is sourced by the DDR2 SDRAMs and is sent at the leading edge of the data

window. DQS signals are complements, and timing is relative to the crosspoint of respective

DQS and DQS If the module is to be operated in single ended strobe mode, all DQS signals

must be tied on the system board to VSS and DDR2 SDRAM mode registers programmed appropriately.

Power supplies for core, I/O, Serial Presence Detect, and ground for the module.

This is a bidirectional pin used to transfer data into or out of the SPD EEPROM. A resistor must be con-

nected to V

to act as a pull up.

This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from SCL

to V

to act as a pull up.

Address pins used to select the Serial Presence Detect base address.

The TEST pin is reserved for bus analysis tools and is not connected on normal memory modules(SO-

DIMMs).

CKE0-CKE1

Input

S0-S1

Input

RAS, CAS, WE

BA0~BA1

ODT0~ODT1

Input

A0~A9,

A10/AP,

A11~A13

Input

DQ0~DQ63

In/Out

DM0~DM7

Input

DQS0~DQS7

In/Out

SPD,V

SDA

Supply

In/Out

SCL

SA0~SA1

TEST

Input

In/Out

Rev. 1.1 Mar. 2005

Recommended Resources

KTM03 type circuit for single-phase half-controlled rectification and speed regulation

Transistor common emitter circuit

Grain pest detection alarm circuit counting circuit

Red Star brand KHG1-20B, KHG1-25B, KHG1-30B ventilation fan circuit diagram

Novel and practical regulated power supply circuit, switching power supply circuit diagram

Motor overheating and water ingress protection circuit

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components