EEWORLDEEWORLDEEWORLD

Part Number

Search

3HDW8-B-000.750

Description
LVDS Output Clock Oscillator, 0.75MHz Nom, ROHS COMPLIANT, DIL-8/4
CategoryPassive components    oscillator   
File Size96KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3HDW8-B-000.750 Overview

LVDS Output Clock Oscillator, 0.75MHz Nom, ROHS COMPLIANT, DIL-8/4

3HDW8-B-000.750 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompliant
Other featuresCOMPLIMENTARY OUTPUT
maximum descent time1 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency0.75 MHz
Maximum operating temperature70 °C
Minimum operating temperature-10 °C
Oscillator typeLVDS
Output load50 OHM
physical size12.8mm x 12.8mm x 5.08mm
longest rise time1 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
8 pin Dual-in-Line
DESCRIPTION
HDW8 series LVDS output oscillators cover the frequency range
750kHz to 800MHz. The design contains a high 'Q' fundamental
crystal and a multiplier circuit. Integrated phase jitter is 4.0ps
maximum.
HDW8 LVDS OSCILLATORS
750kHz to 800.0MHz
OUTLINE & DIMENSIONS
SPECIFICATION
Frequency Range:
750kHz to 800.0MHz
Output Logic
LVDS
Phase Noise:
See table
Frequency Stability:
See table
Operating Temp Range
Commercial:
-10° to +70°C
Industrial:
-40° to +85°C
Input Voltage:
+3.3VDC ±5%
Output Logic
High '1' V
OH
:
1.4V typical, 1.6V max.
Low '0' V
OL
:
0.9V min., 1.1V typical
OD
:
Differential Output Voltage V
247mV min., 355mV typ.,
454mV max. Output 1 - Output 2
Differential Output Error dV
OD
: -50mV min., 50mV max.
Output Offset Voltage V
OS
:
1.125V min., 1.20V typ., 1.375V max.
OS
:
Offset Magnitude Error dV
0mV min., 3mV typ., 25mV max.
Rise/Fall Times:
0.7ns typical, 1.0ns max.
(20% to 80% of LVDS waveform)
Current Consumption (15pF load):
<24MHz:
25mA max.
24.01 to 96MHz:
45mA max.
96.01 to 800MHz:
80mA max.
Load:
50W from each output
Start-up Time:
5ms typ., 10ms max.
Duty Cycle:
50%±5% (at 1.5V)
Drive Capability:
100 Ohms between outputs
Input Static Discharge Prot:
2kV min.
Storage Temperature Range:
-55°C to +150°C
Ageing:
±3ppm per year max., ±2ppm
thereafter. At T amb +25°C
ABSOLUTE MAXIMUM RATINGS
(Permanent
damage may be caused if operated beyond these limits.)
Supply Voltage Vdd:
+4.6VDC max.
Input Voltage Vi:
Vss -0.5 min., VDD +0.5V max.
Input Voltage Vo:
Vss -0.5 min., Vdd +0.5V max.
PHASE NOISE
(155.520MHz)
Offset
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
dBc/Hz
-60
-90
-115
-125
-119
-120
-140
JITTER
(155.520MHz)
Typ.
Max.
Integrated Phase Jitter: 2.6ps 4.0ps
(12kHz to 20MHz)
Period Jitter:
4.3ps
(RMS)
Period Jitter:
27ps
(peak to peak)
STABILITY OVER TEMPERATURE RANGE
Stability
±ppm
25
50
100
25
50
100
Temperature Range Order Code
°C
-10 to +70
-10 to +70
-10 to +70
-40 to +85
-40 to +85
-40 to +85
A
B
C
D
E
F
PART NUMBERS
HDW8 oscillator part numbers are derived as follows:
Example:
Supply Voltage
3 = 3.3VDC
Series Designation
Package Style
Stability Code
(See table)
Frequency
3HDW8-A-250.000
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
Working principle of electronic rectifier
During the stable operation of the lamp circuit, the voltage on the lamp tube is stable, so the lamp power mainly depends on the size of the lamp current, and the size of the lamp current is related t...
Jacktang Analogue and Mixed Signal
Simulation Applications Journal 2013, 2nd Quarter
...
gaoyang9992006 Analog electronics
A: Boss, please help me. Urgent``````````````````````!
[b]I am in a hurry to post this because my friends need it urgently, but I don't know how to upload files in the reply. These materials are just average, please don't waste your time[/b]. Take a look ...
njdyp MCU
Looking to buy ATSAMC21 series or ATSAME70 series evaluation board
As the title says, if you have spare space, please contact us!...
lzgztm521 Buy&Sell
Some experience in PCB design
1. When connecting more than 3 points, try to let the lines pass through each point in turn to facilitate testing, and keep the line as short as possible, as shown in the following figure (according t...
settleinsh FPGA/CPLD
There is a small bug in the reply prompt~
I often find that the supplementary content in my own topic posts, that is, my own replies to myself, also have reply prompts, which feels a bit strange. I think this should also be a bug~~...
辛昕 Suggestions & Announcements

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 625  1660  10  1465  2046  13  34  1  30  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号