3544-431NB12 datasheet, PDF - EEWORLD Datasheet

3544-431NB12: DescriptionToggle Switch, DP3T, Latched, 15A, 28VDC, Quick Connect Terminal, Locking Lever Actuator, Panel Mount-threaded; CategoryMechanical and electronic products switch; File Size131KB，7 Pages; ManufacturerAPEM; Environmental Compliance

Download Datasheet Parametric View All

3544-431NB12 Overview

Toggle Switch, DP3T, Latched, 15A, 28VDC, Quick Connect Terminal, Locking Lever Actuator, Panel Mount-threaded

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	APEM
Reach Compliance Code	compliant
ECCN code	EAR99
Actuator type	LOCKING LEVER
body width	23 mm
body height	31.4 mm
Body length or diameter	32 mm
Contact (AC) maximum rated R load	15A@125VAC
Maximum contact current (AC)	15 A
Maximum contact current (DC)	15 A
Contact (DC) maximum rated R load	15A@28VDC
Maximum contact voltage (AC)	125 V
Maximum contact voltage (DC)	28 V
Electrical life	6000 Cycle(s)
Manufacturer's serial number	3500
Installation features	PANEL MOUNT-THREADED
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
method of packing	BULK
seal	ENVIRONMENTALLY SEALED
surface mount	NO
Switch action	LATCHED
switch function	DP3T
Switch type	TOGGLE SWITCH
Termination type	QUICK CONNECT
Base Number Matches	1

3500 SERIES

HIGH PERFORMANCE TOGGLE SWITCHES

ENVIRONMENTALLY SEALED

Distinctive features

❑

Completely sealed switches withstanding 0,1 bar pressure

•

Front face and cover-to-case silicone seal

•

Moulded-in terminal inserts

❑

Approved to European standards CECC 96000

CECC 96201-004

❑

Three types of terminals

❑

Many lever styles available

A P E M

I-13

How to Achieve Timing Closure in Complex FPGA Designs: [color=#333333][font=Arial]"Whack a Mole" is an old (before the electronic age) casual game. There are many holes on the table, and there is a mole hidden in each hole. When a mole comes out of the ho...; 西点 FPGA/CPLD

[I contribute to the Xilinx Resource Center] Collection of papers from the first Xilinx Innovation Design Competition: Xilinx First Innovation Design Competition ProceedingsThe first innovative design competition hosted by Shenzhen Weibaishi and sponsored by Xilinx ended successfully this month. Since the competition ...; wanghongyang FPGA/CPLD

On the issue of if statement optimization: [color=#5d5d5d][font=Simsun]How can I optimize the structure of "if(A==128'd323)"? When I was programming, part of the algorithm required a structure like the above. As a novice, I don't know how to s...; 杨小溪九 FPGA/CPLD

Why can’t I find the entrance to gifts that can be exchanged for E-coins?: Why can't I find the entrance to the gift that can be exchanged for E-coins? I hope it can be placed in a prominent position on the forum...; dwwzl Suggestions & Announcements

100 Questions on PCB Design Techniques: 100 Questions on PCB Design Techniques...; xiaofeng0500 Analog electronics

【MSP430 compiler usage experience】+CCS and IAR: Here I will focus on CCS, which is the original MSP430! You know how important, convenient and flexible CCS is when using MSP430. :) Let me prove it slowly: The first time I came into contact with CCS...; an736007364 Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components