EEWORLDEEWORLDEEWORLD

Part Number

Search

MT42L384M32D3LK-18AT:A

Description
DDR DRAM, 384MX32, CMOS, PBGA216, 12 X 12 MM, 0.80 MM HEIGHT, 0.40 MM PITCH, GREEN, FBGA-216
Categorystorage    storage   
File Size2MB,172 Pages
ManufacturerMicron Technology
Websitehttp://www.mdtic.com.tw/
Download Datasheet Parametric View All

MT42L384M32D3LK-18AT:A Overview

DDR DRAM, 384MX32, CMOS, PBGA216, 12 X 12 MM, 0.80 MM HEIGHT, 0.40 MM PITCH, GREEN, FBGA-216

MT42L384M32D3LK-18AT:A Parametric

Parameter NameAttribute value
MakerMicron Technology
package instructionVFBGA,
Reach Compliance Codeunknown
access modeMULTI BANK PAGE BURST
Other featuresSELF REFRESH; IT ALSO REQUIRES 1.2V NOM
JESD-30 codeS-PBGA-B216
length12 mm
memory density12884901888 bit
Memory IC TypeDDR DRAM
memory width32
Number of functions1
Number of ports1
Number of terminals216
word count402653184 words
character code384000000
Operating modeSYNCHRONOUS
organize384MX32
Package body materialPLASTIC/EPOXY
encapsulated codeVFBGA
Package shapeSQUARE
Package formGRID ARRAY, VERY THIN PROFILE, FINE PITCH
Maximum seat height0.8 mm
self refreshYES
Maximum supply voltage (Vsup)1.95 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Terminal formBALL
Terminal pitch0.4 mm
Terminal locationBOTTOM
width12 mm
Base Number Matches1
4Gb: x16, x32 Mobile LPDDR2 SDRAM S4
Features
Mobile LPDDR2 SDRAM
MT42L256M16D1, MT42L128M32D1, MT42L256M32D2,
MT42L128M64D2, MT42L512M32D4, MT42L192M64D3,
MT42L256M64D4, MT42L384M32D3
Features
• Ultra low-voltage core and I/O power supplies
– V
DD2
= 1.14–1.30V
– V
DDCA
/V
DDQ
= 1.14–1.30V
– V
DD1
= 1.70–1.95V
• Clock frequency range
– 533–10 MHz (data rate range: 1066–20 Mb/s/pin)
• Four-bit prefetch DDR architecture
• Eight internal banks for concurrent operation
• Multiplexed, double data rate, command/address
inputs; commands entered on every CK edge
• Bidirectional/differential data strobe per byte of
data (DQS/DQS#)
• Programmable READ and WRITE latencies (RL/WL)
• Programmable burst lengths: 4, 8, or 16
• Per-bank refresh for concurrent operation
• On-chip temperature sensor to control self refresh
rate
• Partial-array self refresh (PASR)
• Deep power-down mode (DPD)
• Selectable output drive strength (DS)
• Clock stop capability
• RoHS-compliant, “green” packaging
Table 1: Key Timing Parameters
Speed Clock Rate Data Rate
Grade
(MHz)
(Mb/s/pin)
-18
-25
-3
533
400
333
1066
800
667
RL
8
6
5
WL
4
3
2
t
RCD/
t
RP
1
Options
Marking
Typical
Typical
Typical
• V
DD2
: 1.2V
L
• Configuration
– 32 Meg x 16 x 8 banks x 1 die
256M16
– 16 Meg x 32 x 8 banks x 1 die
128M32
– 16 Meg x 32 x 8 banks x 2 die
256M32
– 1 (16 Meg x 32 x 8 banks) + 2 (32
384M32
Meg x 16 x 8 banks)
– 32 Meg x 16 x 8 banks x 4 die
512M32
– 16 Meg x 32 x 8 banks x 2 die
128M64
– 16 Meg x 32 x 8 banks x 3 die
192M64
– 16 Meg x 32 x 8 banks x 4 die
256M64
• Device type
– LPDDR2-S4, 1 die in package
D1
– LPDDR2-S4, 2 die in package
D2
– LPDDR2-S4, 3 die in package
D3
– LPDDR2-S4, 4 die in package
D4
• FBGA “green” package
– 134-ball FBGA (10mm x
GU, GV
11.5mm)
– 168-ball FBGA (12mm x 12mm)
LF, LG
– 216-ball FBGA (12mm x 12mm) LH, LK, LL, LM,
LP
– 220-ball FBGA (14mm x 14mm)
LD, MP
– 240-ball FBGA (14mm x 14mm)
MC
– 253-ball FBGA (11mm x 11mm)
EU, EV
• Timing – cycle time
– 1.875ns @ RL = 8
-18
– 2.5ns @ RL = 6
-25
– 3.0ns @ RL = 5
-3
• Operating temperature range
– From –30°C to +85°C
WT
– From –40°C to +105°C
AT
• Revision
:A
Note:
1. For Fast
t
RCD/
t
RP, contact factory.
PDF: 09005aef84427aab
4gb_mobile_lpddr2_s4_u80m.pdf - Rev. O 08/13 EN
1
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2011 Micron Technology, Inc. All rights reserved.
Products and specifications discussed herein are subject to change by Micron without notice.
Reading an article about chip deciphering, how do you translate the word "die"?
[font=微软雅黑][size=4]I read an article today about cracking chips. The title is: How to crack open some computer chips and take your own die shots. What does the word die mean there? How do I translate ...
Breadfruit MCU
Embedded System Design
I have always wanted to write operating system software design, but I always feel that I have no idea where to start. Embedded systems are not like PCs. The hardware is fixed, so you only need to cons...
程序天使 Embedded System
Import HFSS devices into AD to generate PCB files
After designing and simulating the device in HFSS, physical processing is required. Most PCB manufacturers do not accept HFSS files. You can export DXF CAD files to the manufacturers, but if the devic...
btty038 RF/Wirelessly
Problem with stack SP pointer
Why is SP set to 4096? How does it run after setting? Do you start writing from 4096 and then write to 4095 or 4097? Is 4096 the address of the steppingstone?Why is the interrupt set to 3072? S3C2410 ...
Jacktang DSP and ARM Processors
Small power photovoltaic power generation grid-connected system (Huazhong University of Science and Technology).doc
Small power photovoltaic power generation grid-connected system (Huazhong University of Science and Technology).doc...
Rick37 Power technology
OH! ~ Bin Laden
After watching Let the Bullets Fly, Obama came up with a plan: announce to the world that Bin Laden has been killed, so the real Bin Laden is fake. So after seeing the news of his own death, Bin Laden...
wanghongyang Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2558  1210  493  2167  2893  52  25  10  44  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号