EEWORLDEEWORLDEEWORLD

Part Number

Search

8N0QV01BH-0111CDI

Description
LVCMOS Output Clock Oscillator
CategoryPassive components    oscillator   
File Size453KB,19 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

8N0QV01BH-0111CDI Overview

LVCMOS Output Clock Oscillator

8N0QV01BH-0111CDI Parametric

Parameter NameAttribute value
MakerIDT (Integrated Device Technology)
Reach Compliance Codecompliant
Manufacturer's serial numberIDT8N0QV01
Oscillator typeLVCMOS
Base Number Matches1
Quad-Frequency
Programmable VCXO
General Description
The 8N0QV01 is a Quad-Frequency Programmable VCXO with very
flexible frequency and pull-range programming capabilities. The
device uses IDT’s Fourth Generation FemtoClock
®
NG technology
for an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead ceramic 5mm x
7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the 8N0QV01 can be programmed via the I
2
C interface
to any output clock frequency between 15.476MHz to 260MHz to a
very high degree of precision with a frequency step size of 435.9Hz
÷N (N: PLL post divider). Since the FSEL0 and FSEL1 pins are
mapped to four independent PLL, P, M and N divider registers (P,
MINT, MFRAC and N), reprogramming those registers to other
frequencies under control of FSEL0 and FSEL1 is supported. The
extended temperature range supports wireless infrastructure,
telecommunication and networking end equipment requirements.
IDT8N0QV01 Rev H
DATASHEET
Features
Fourth generation FemtoClock
®
NG technology
Programmable clock output frequency from
15.476MHz to 260MHz
Four power-up default frequencies (see part number order codes),
re-programmable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from
±2.5 to ±727.5ppm
One 2.5V, 3.3V LVCMOS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz
(12kHz - 20MHz): 0.635ps (typical)
RMS phase jitter @ 156.25MHz
(1kHz - 40MHz): 0.850ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) packaging
Block Diagram
÷P
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
Pin Assignment
SDATA
SCLK
OSC
114.285 MHz
÷N
Q
VC
10
1
9
8
V
DD
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
GND
3
4
FSEL0
6
5
FSEL1
Q
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N0QV01 Rev H
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N0QV01HCD REVISION A MARCH 13, 2014
1
©2013 Integrated Device Technology, Inc.
Is your phone RF ready for 5G?
[i=s]This post was last edited by alan000345 on 2019-3-29 08:32[/i] [align=left][align=center][/align][/align][align=left][color=rgb(63, 63, 63)][font=-apple-system-font, BlinkMacSystemFont, "][size=1...
alan000345 RF/Wirelessly
CE5.0 large memory support issue
The default in CE is 64M. After setting IMGRAM128=1, there is no problem supporting 128M. However, after setting IMGRAM256=1, I cannot enter the system. So I would like to ask how to add support for 2...
fu2521 Embedded System
CC3200 Wi-Fi and IoT Solutions
Start your design with the industry's first single-chip microcontroller unit (MCU) with built-in Wi-Fi connectivity. The SimpleLink CC3200 device for Internet of Things (IoT) applications is a wireles...
Jacktang Wireless Connectivity
Today I saw an XDS100V2 isolated emulator on Taobao for only 49.88 yuan. Is it reliable?
Today I searched on Taobao and saw that the XDS100V2 emulator with isolation is only 49.88 yuan. Is it reliable? I feel that the cost is more than that!...
zjl0727 DSP and ARM Processors
Some Methods to Reduce the Interference of Digital Signals on Analog Signals
The digital-analog design industry should avoid copying experience and rules, but to thoroughly explain this problem, we must first understand the mechanism of digital-analog interference. The impact ...
qwqwqw2088 Analogue and Mixed Signal
Qt Learning Path Part 1 Qt Introduction
[i=s]This post was last edited by Rambo on 2017-9-28 10:54[/i] [align=left][color=#333333]Qt [/color][color=#333333] is a well-known C++ application framework. You can't say it's just a GUI library, b...
兰博 Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1322  2641  1065  202  1945  27  54  22  5  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号