530SB245M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530SB245M000DGR

530SB245M000DGR: DescriptionLVDS Output Clock Oscillator, 245MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SB245M000DGR Overview

LVDS Output Clock Oscillator, 245MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SB245M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	245 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

80Wx2 high-fidelity power amplifier

Telephone controlled automatic light circuit (1)

Two-color simple music lantern controller circuit

Photodiode light-controlled trigger pulse forming circuit

Simple TTL delay circuit (1) circuit diagram

1kHz square wave signal oscillator

Is there a problem with the 1602 program? Serial: #include "msp430x14x.h" #define uchar unsigned char #define uintunsigned int #define CPU_F ((double)8000000)//MCLK=8MHz #define delay_us(x) __delay_cycles((long)(CPU_F*(double)x/1000000.0)) #define de...; 吴成 Microcontroller MCU

Analog circuit in ufun: Analog circuits are the reason why I applied for Ufun. The introduction said that I could use Ufun to learn simulations, but my simulation skills are terrible. This time, I will take a look at the ana...; lehuijie stm32/stm8

【pyboardCN V2】Install the driver & turn on the light & use the serial port output: [font=微软雅黑][size=5] I got the board a long time ago, but unfortunately I haven't had time to post. I will post all the posts in the next few days. [/size][/font] [font=微软雅黑][size=5] The first feeling ...; donatello1996 MicroPython Open Source section

Can the logic analyzers on Xbao that cost only 300-500 yuan really measure the waveform of 100M?: My friend is working on a STM32F407 board. He saw that its main frequency is quite high, up to 168M, and the IO port can reach up to 100M. He was a little excited and wanted to try to output a wavefor...; 辛昕 Buy&Sell

Baud rate setting: The baud rate of a serial port program has not been understood all morning int main(void) { WDTCTL = WDTPW + WDTHOLD; // stop watchdog CSCTL0_H = 0xA5; CSCTL1 |= DCOFSEL0 + DCOFSEL1; // Set max. DCO s...; dqh1208 Microcontroller MCU

The address bus problem of TI DSP's EMIF interface (actual test): [align=left][color=#555555][b][size=4]When the DSP accesses a certain address in the EMIF, the value of the address bus is a problem. The result at that time was only obtained theoretically and was no...; Aguilera DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components