EEWORLDEEWORLDEEWORLD

Part Number

Search

531EA1094M00DGR

Description
LVPECL Output Clock Oscillator, 1094MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531EA1094M00DGR Overview

LVPECL Output Clock Oscillator, 1094MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EA1094M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1094 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
I have a problem with analog circuits! Please help me!
What is the role of the capacitor in the RC coupled common emitter amplifier circuit?...
czliansun Analog electronics
The 2010 Tektronix Spring Innovation Forum is about to open, come and join us!
[b]Tektronix's Innovation Forum this year will provide the latest test and measurement solutions for high-speed serial industry standards, enhance knowledge, improve work efficiency, and easily meet d...
lhx654321 Test/Measurement
An expert briefly talks about the experience and secrets of commonly used transistors (Zhang Fei Electronics)!
[b][font=宋体][size=16pt]Experts talk about triode experience and secrets ([/size][/font][font=宋体][size=16pt]Zhang Fei Special) [/size][/font][font=宋体][size=16pt]! [/size][/font][/b][align=left]We need ...
shijianquna Analog electronics
***About the use of VIRTUALCOPY (there are always errors when debugging under EVC and I can't solve them. Thank you for your advice. I am so anxious!!)***
I am working on a very simple program now. I am a beginner. I use a few buttons to control the on and off of the lights on the FPGA, the environment EVC4, and PB. The problem I am facing now is: I jus...
gaowei821029 Embedded System
Magnetic Components Articles (Continued 2)
I will upload the remaining articles this time, that’s it!...
zbz0529 Test/Measurement
Help with FPGA functional simulation
module top( clk, button , led); input clk,button; output led; reg led; always @(posedge clk) //When clk rises, trigger begin led=~button; end endmodule It can be simulated using timing simulation. The...
常见泽1 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 354  1991  2489  480  300  8  41  51  10  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号