EEWORLDEEWORLDEEWORLD

Part Number

Search

3VC74H00BS-FREQ3

Description
CMOS/TTL Output Clock Oscillator, 30.001MHz Min, 70MHz Max, LEADLESS, CERAMIC PACKAGE-6
CategoryPassive components    oscillator   
File Size78KB,1 Pages
ManufacturerPletronics
Download Datasheet Parametric View All

3VC74H00BS-FREQ3 Overview

CMOS/TTL Output Clock Oscillator, 30.001MHz Min, 70MHz Max, LEADLESS, CERAMIC PACKAGE-6

3VC74H00BS-FREQ3 Parametric

Parameter NameAttribute value
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; TRAY; TAPE AND REEL
Maximum control voltage3.3 V
Minimum control voltage
maximum descent time4 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate90 ppm
frequency stability100%
linearity10%
Manufacturer's serial numberVC7
Installation featuresSURFACE MOUNT
Maximum operating frequency70 MHz
Minimum operating frequency30.001 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeCMOS/TTL
Output load15 pF
physical size7.0mm x 5.0mm x 1.9mm
longest rise time4 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
Base Number Matches1
Pl tronics, Inc.
.
19013 36th Ave. W, Suite H Lynnwood, WA 98036 USA
Manufacturer of High Quality Frequency Control Products
VC7 VCXO Series
6 Pad Leadless Ceramic Surface Mount Voltage Controlled Xtal Oscillator
CMOS/ TTL Compatible with Enable/Disable
Standard Specifications
Overall Frequency Stability
Operating Temperature Range
Supply Voltage (Vcc)
Output Load
Control Voltage Range (CVR)
Pullablity over CVR
Linearity
Enable/Disable Option (E/D)
± 25, 50 PPM over Operating Temperature Range
0 to +70° C is standard, but can be extended to
-
40 to +85°C for certain frequencies
5.0 volts and 3.3 volts available, .01
μF
bypass cap recommended
Standard load is 15pF maximum, see Test Circuit 9 (consult factory for
heavier
loads)
0.5 to 4.5 volts for 5.0 volt Supply; 0.0 to 3.3 volts for 3.3 volt Supply
± 90 PPM. Consult factory for other values.
± 10% (Consult factory for ± 5%)
Output enabled when Pin #2 is open or at Logic “1”; Output disabled when Pin #2 is at Logic “0”.
Supply Current
Icc (mA)
Typical
Maximum
Rise and Fall Time
Tr & Tf (nS)
Typical
Maximum
8.000 MHz
70.000 MHz
Frequency Range
(MHz)
8.000 – 20.000
20.001 – 30.000
30.001 – 70.000
10
15
3.5
20
25
3.0
25
30
3.0
Part Numbering Guide
5.0
4.5
4.0
Portions of the part number that appear after the frequency may not be marked on part (C of C provided)
3 VC75H 25 B S - 10.0M - XXX
(Internal Code or blank)
Packaging
Tray or
16mm tape
8mm pitch
Supply Voltage
Blank= 5.0 volts ±5%
Model
3= 3.3 volts ±5%
VC74H = E/D on 5
VC75H = E/D on 2
Frequency Stability
25: ± 25 PPM
50: ± 50 PPM
00: ± 100 PPM
Frequency in MHz
Frequency Deviation (Pullability) over CVR
S: ± 90 PPM
Operating Temperature Range
B: 0 to +70
°
C
F: -40 to +85
°
C
Consult factory for available frequencies and specs. Not all options available for all frequencies. A special part number may be assigned.
Frequency Stability is inclusive of frequency shifts due to calibration, temperature, supply voltage, shock, vibration and load
Mechanical: inches (mm)
not to scale
Solder Pads
0.200 (5.08)
Due to part size and factory abilities, part marking may vary from lot to lot and may contain our part number or an internal code.
0.276 (7.0 ± .15)
0.197
(5.0 ± .15)
4
3
0.200 (5.08)
0.075 (1.9)
MAX
0.055
(1.4)
5
2
6
1
0.024
(0.60)
0.004 (0.10)
6
5
4
0 .087 (2.2)
0.050 (1.27)
.01
m
F
bypass
capacitor
1
2
3
0 .079 (2.0)
VC75H
PIN
1
2
3
4
5
6
SIGNAL
Vcon
E/D
GND
OUT
N.C.
Vcc
VC74H
PIN
1
2
3
4
5
6
SIGNAL
Vcon
N.C.
GND
OUT
E/D
Vcc
0 .055
(1.4)
For Best Performance,
Do NOT allow any traces other
than ground under oscillators
(Even in buried layers)
Dec 2006
Pl tronics, Inc.
(425) 776 -1880, Fax: (425) 776-2760, ple-sales@pletronics.com, www.pletronics.com
25
Help: An Intel written test question
Question: Give at least two methods to implement memory management, such as virtual memory. Since virtual memory is mentioned in the question, the answer should not be to list it....
coffeewjf Embedded System
I hope I can give myself a chance not to fall.
Hope to give me a practical opportunity......
philips_lu FPGA/CPLD
It’s such a cold day!
It's so cold! I don't even dare to get out of bed! My feet are all cracked from the cold! I hope it will warm up soon! Are you guys cold?...
lcofjp Talking
Why can't I answer the question?
Why can't I answer the questions of the TI student?...
guoyixiaoBME Suggestions & Announcements
Renesas DIY event acceptance speech
I never expected that I would win the prize. Haha, it is not polite not to return the favor. Since I won the prize, I will give my acceptance speech: First of all, I would like to thank the EEWorld fo...
shiyongzhu Renesas Electronics MCUs
Carry chain adder
To design an adder with carry, I need to use the carry chain resources in FPGA. I would like some advice from experts!!!...
快乐飞儿 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1271  1051  1430  847  2675  26  22  29  18  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号