514JCBXXXXXXAAGR datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 514JCBXXXXXXAAGR

PDF

514JCBXXXXXXAAGR: DescriptionClock Generator, 170MHz, CMOS, PDSO6, 5 X 7 MM, ROHS COMPILANT PACKAGE-6; CategoryThe embedded processor and controller Microcontrollers and processors; File Size268KB，32 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

514JCBXXXXXXAAGR Overview

Clock Generator, 170MHz, CMOS, PDSO6, 5 X 7 MM, ROHS COMPILANT PACKAGE-6

514JCBXXXXXXAAGR Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Parts packaging code	SOIC
package instruction	SON,
Contacts	6
Reach Compliance Code	unknown
ECCN code	EAR99
JESD-30 code	R-PDSO-N6
length	7 mm
Number of terminals	6
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output clock frequency	170 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	SON
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Certification status	Not Qualified
Maximum seat height	1.8 mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	NO LEAD
Terminal pitch	2.54 mm
Terminal location	DUAL
width	5 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER
Base Number Matches	1

Preview

Download Datasheet

Si514

A

N Y

-F

REQUENCY

I

2

C P

R OG R A MM A B L E

X O ( 1 0 0 k H

Z

Features















TO

250 M H

Z

)

Programmable to any frequency



from 100 kHz to 250 MHz

0.026 ppb frequency tuning



resolution



Glitch suppression on OE, power

on and frequency transitions



1 ps phase jitter (rms, max)

2- to 4-week lead times



Total stability includes 10-year

aging



Comprehensive production test

coverage includes crystal ESR and

DLD

On-chip LDO for power supply

noise filtering

3.3, 2.5, or 1.8 V operation

Differential (LVPECL, LVDS,

HCSL) or CMOS output options

Optional integrated 1:2 CMOS

fanout buffer

Industry standard 5 x 7 and

3.2 x 5 mm packages

–40 to 85

o

C operation

Si5602

Ordering Information:

See page 25.

Pin Assignments:

See page 24.

Applications

All-digital PLLs



DAC+ VCXO replacement



SONET/SDH/OTN



3G-SDI/HD-SDI/SDI



Datacom



Industrial automation



FPGA/ASIC clock generation



FPGA synchronization



SDA

SCL

GND

1

2

3

6

5

4

V

DD

CLK–

CLK+

Description

The Si514 user-programmable I

2

C XO utilizes Silicon Laboratories' advanced PLL

technology to provide any frequency from 100 kHz to 250 MHz with programming

resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and

Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this

range using simple I

2

C commands. Ultra-fine tuning resolution replaces DACs and

VCXOs with an all-digital PLL solution that improves performance where

synchronization is necessary or in free-running reference clock applications. This

solution provides superior supply noise rejection, simplifying low jitter clock

generation in noisy environments. Crystal ESR and DLD are individually

production-tested to guarantee performance and enhance reliability.

The Si514 is factory-configurable for a wide variety of user specifications, including

startup frequency, I

2

C address, supply voltage, output format, and stability. Specific

configurations are factory-programmed at time of shipment, eliminating long lead

times and non-recurring engineering charges associated with custom frequency

oscillators.

Functional Block Diagram

Preliminary Rev. 0.9 3/11

Copyright © 2011 by Silicon Laboratories

Si514

Si514

T

ABLE

Section

OF

C

ONTENTS

Page

1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

2. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9

2.1. Programming a New Output Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9

2.2. Programming a Small Frequency Change (sub ±1000 ppm) . . . . . . . . . . . . . . . . . . 10

2.3. Programming a Large Frequency Change (> ±1000 ppm) . . . . . . . . . . . . . . . . . . . . 11

3. All-Digital PLL Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

4. User Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

4.1. Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16

4.2. Register Detailed Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

4.3. I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

5. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

5.1. Dual CMOS (1:2 Fanout Buffer) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

6. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

7. Si514 Mark Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26

8. Package Outline Diagram: 5 x 7 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

9. PCB Land Pattern: 5 x 7 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28

10. Package Outline Diagram: 3.2 x 5.0 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29

11. PCB Land Pattern: 3.2 x 5.0 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32

Preliminary Rev. 0.9

3

Recommended Resources

Manual temperature control circuit three

Fully electronic recorder circuit

transistor or gate circuit

Refrigerator undervoltage, overvoltage and power failure protector 2

4 3/4-digit or 3-digit intelligent digital multimeter composed of MAxl33 and l 34

875p computer motherboard circuit diagram_096

Microstrip————Microstrip line: Microstrip What is Microstrip? The problem of wiring layout in low-frequency circuit boards emphasizes the concept of efficient space layout. This is because the impact on production cost is greatly a...; btty038 RF/Wirelessly

Can you give me some advice on WINCE development?: I want to install a program in WENCE to receive data from a network port and send it to the serial port. I want to use EVC to develop it. I know nothing about WINCE application development. Please giv...; nsz Embedded System

What are the characteristics of this inverting amplifier?: Hello everyone: Theschematic diagram is an inverting amplifier. I found that after connecting capacitor C2, there will be a 90-degree phase shift between Vout and Vin.Questions:1. Why does a 90-degree...; PSIR Integrated technical exchanges

89s52 encryption problem: I recently encountered a strange problem. The company made a new board. After burning the program, it couldn't run no matter what I did. Even after deleting all parts of the program and leaving only t...; flyinsky1215 Embedded System

How to develop in Japanese system: I am doing embedded development under Japanese system. I just arrived at the company and I don't know anything. Does anyone have initial experience using Japanese system? What problems are likely to o...; xwell Embedded System

LatticeXP2 Issues: Family: LatticeXP2Part name: LFXP2-5E-5QN208C 代码: ODDRX2B ud_0 (.DA0(Data[0]), .DB0(Data[1]), .DA1(Data[2]), .DB1(Data[3]), .ECLK(EClk), .SCLK(SClk), .RST(scuba_vlo), .Q(buf_Q0))/*synthesis GSR="DISAB...; eeleader FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components

Popular Articles

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Index Files: 2289 1930 2484 162 1451 47 39 51 4 30

Datasheet 0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号