EEWORLDEEWORLDEEWORLD

Part Number

Search

DAC811JP-BI

Description
D/A Converter, 1 Func, Parallel, Word Input Loading, 3us Settling Time, PDIP28,
CategoryAnalog mixed-signal IC    converter   
File Size433KB,9 Pages
ManufacturerBurr-Brown
Websitehttp://www.burr-brown.com/
Download Datasheet Parametric Compare View All

DAC811JP-BI Overview

D/A Converter, 1 Func, Parallel, Word Input Loading, 3us Settling Time, PDIP28,

DAC811JP-BI Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerBurr-Brown
Reach Compliance Codeunknown
Maximum analog output voltage10 V
Minimum analog output voltage-10 V
Converter typeD/A CONVERTER
Enter bit codeCOMPLEMENTARY BINARY, COMPLEMENTARY OFFSET BINARY
Input formatPARALLEL, WORD
JESD-30 codeR-PDIP-T28
JESD-609 codee0
Maximum linear error (EL)0.0122%
Nominal negative supply voltage-15 V
Number of digits12
Number of functions1
Number of terminals28
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP28,.6
Package shapeRECTANGULAR
Package formIN-LINE
power supply5,+-12/+-15 V
Certification statusNot Qualified
Maximum stabilization time4 µs
Nominal settling time (tstl)3 µs
Maximum slew rate35 mA
Nominal supply voltage15 V
surface mountNO
technologyBIPOLAR
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Base Number Matches1
This Material Copyrighted By Its Respective Manufacturer

DAC811JP-BI Related Products

DAC811JP-BI DAC811JU-BI DAC811KP-BI DAC811AH/QM DAC811KU-BI DAC811BH/QM DAC811SH/QM DAC811RH/QM
Description D/A Converter, 1 Func, Parallel, Word Input Loading, 3us Settling Time, PDIP28, D/A Converter, 1 Func, Parallel, Word Input Loading, 3us Settling Time, PDSO28, D/A Converter, 1 Func, Parallel, Word Input Loading, 3us Settling Time, PDIP28, D/A Converter, 1 Func, Parallel, Word Input Loading, 3us Settling Time, CDIP28, D/A Converter, 1 Func, Parallel, Word Input Loading, 3us Settling Time, PDSO28, D/A Converter, 1 Func, Parallel, Word Input Loading, 3us Settling Time, CDIP28, D/A Converter, 1 Func, Parallel, Word Input Loading, 3us Settling Time, CDIP28, D/A Converter, 1 Func, Parallel, Word Input Loading, 3us Settling Time, CDIP28,
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Maker Burr-Brown Burr-Brown Burr-Brown Burr-Brown Burr-Brown Burr-Brown Burr-Brown Burr-Brown
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknown
Maximum analog output voltage 10 V 10 V 10 V 10 V 10 V 10 V - -
Minimum analog output voltage -10 V -10 V -10 V -10 V -10 V -10 V - -
Converter type D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER - -
Enter bit code COMPLEMENTARY BINARY, COMPLEMENTARY OFFSET BINARY COMPLEMENTARY BINARY, COMPLEMENTARY OFFSET BINARY COMPLEMENTARY BINARY, COMPLEMENTARY OFFSET BINARY BINARY, OFFSET BINARY, 2\'S COMPLEMENT BINARY COMPLEMENTARY BINARY, COMPLEMENTARY OFFSET BINARY BINARY, OFFSET BINARY, 2\'S COMPLEMENT BINARY - -
Input format PARALLEL, WORD PARALLEL, WORD PARALLEL, WORD PARALLEL, WORD PARALLEL, WORD PARALLEL, WORD - -
JESD-30 code R-PDIP-T28 R-PDSO-G28 R-PDIP-T28 R-CDIP-T28 R-PDSO-G28 R-CDIP-T28 - -
JESD-609 code e0 e0 e0 e0 e0 e0 - -
Maximum linear error (EL) 0.0122% 0.0122% 0.0061% 0.0122% 0.0061% 0.0061% - -
Nominal negative supply voltage -15 V -15 V -15 V -15 V -15 V -15 V - -
Number of digits 12 12 12 12 12 12 - -
Number of functions 1 1 1 1 1 1 - -
Number of terminals 28 28 28 28 28 28 - -
Maximum operating temperature 70 °C 70 °C 70 °C 85 °C 70 °C 85 °C - -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY CERAMIC, METAL-SEALED COFIRED PLASTIC/EPOXY CERAMIC, METAL-SEALED COFIRED - -
encapsulated code DIP SOP DIP DIP SOP DIP - -
Encapsulate equivalent code DIP28,.6 SOP28,.4 DIP28,.6 DIP28,.6 SOP28,.4 DIP28,.6 - -
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR - -
Package form IN-LINE SMALL OUTLINE IN-LINE IN-LINE SMALL OUTLINE IN-LINE - -
power supply 5,+-12/+-15 V 5,+-12/+-15 V 5,+-12/+-15 V 5,+-12/+-15 V 5,+-12/+-15 V 5,+-12/+-15 V - -
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified - -
Maximum stabilization time 4 µs 4 µs 4 µs 4 µs 4 µs 4 µs - -
Nominal settling time (tstl) 3 µs 3 µs 3 µs 3 µs 3 µs 3 µs - -
Maximum slew rate 35 mA 35 mA 35 mA 35 mA 35 mA 35 mA - -
Nominal supply voltage 15 V 15 V 15 V 15 V 15 V 15 V - -
surface mount NO YES NO NO YES NO - -
technology BIPOLAR BIPOLAR BIPOLAR BIPOLAR BIPOLAR BIPOLAR - -
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL OTHER COMMERCIAL OTHER - -
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) - -
Terminal form THROUGH-HOLE GULL WING THROUGH-HOLE THROUGH-HOLE GULL WING THROUGH-HOLE - -
Terminal pitch 2.54 mm 1.27 mm 2.54 mm 2.54 mm 1.27 mm 2.54 mm - -
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL - -
Base Number Matches 1 1 1 1 1 1 - -
Some Allegro practical skills that PCB Layout engineers regret not knowing earlier
[b]1. Modify the origin of Allegro package[/b][align=left]After opening the dra file, select setup - change drawing origin in the menu bar [/align][align=left] and enter the new reference point positi...
mwkjhl PCB Design
Single chip pulse measuring instrument
[align=left]This article introduces a pulse meter made of a single-chip microcomputer. As long as you put your finger in the sensor, you can quickly and accurately measure the pulse per minute, and th...
ZYXWVU Medical Electronics
How to develop wifi program under EVC
I want to develop a wifi program under EVC to drive the wifi function on the PDA to transmit data. How should I do it? Could you please give me some suggestions?...
wawj1819 Embedded System
IC Packaging Terminology Explained
IC Packaging Terminology Explained...
feifei PCB Design
[FPGA Problem Discussion] Multiple serial ports input data to FPGA, parsing is unstable
At present, the FPGA program parses and processes the signals of multiple external serial ports. At present, there is a problem that the parsed data always has random errors on the port. Normally, we ...
eeleader FPGA/CPLD
About the address problem of PievectTablelnit
I would like to ask you, why is there a statement for(i=0; i128; i++) *Dest++ = *Source++; in the following program? What is its function? void InitPieVectTable(void) { int16 i; Uint32 *Source = (void...
qlb Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1149  649  672  2403  272  24  14  49  6  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号