EEWORLDEEWORLDEEWORLD

Part Number

Search

531FB1259M00DG

Description
LVDS Output Clock Oscillator, 1259MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531FB1259M00DG Overview

LVDS Output Clock Oscillator, 1259MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FB1259M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1259 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Embedded technology outsourcing group, welcome engineers from Beijing to join!
Hello everyone! Welcome all Beijing software and hardware engineers to join the "Embedded Technology Outsourcing Group" Group number: 48348107 The group will release some outsourcing information from ...
山之鹰 Embedded System
PIC12F508 replaces the finished alarm and decodes the output (the original microcontroller is McCann 53A1P) assembly source program
The original alarm output used the McCann 10P53A1P. After using it for a few years, it could not be armed. It could be armed immediately after heating it with hot air for a few seconds. At first, I us...
lmtgd Microchip MCU
Ask about multi-channel signal logic operation and sampling issues
I have 128 input signals, and I need to perform AND operation on these 128 TTL level signals. Then, if the result of AND is low level, all 128 signals will be sampled immediately; if the result of AND...
hms2006 FPGA/CPLD
PCB Design Methods and Techniques (IV)
60. How does Mentor's PCB design software support BGA, PGA, COB and other packages? Mentor's Autoactive RE was developed from Veribest acquired through its acquisition and is the industry's first grid...
程序天使 PCB Design
atmega16 and serial communication
#include iom16v.h#include macros.h#define uchar unsigned char#define uint unsigned int#define inbuf_len 4#define mclk 8000000#pragma interrupt_handler receive_char:12uint inbuf[3]={0};uint cc=0;uint i...
qing_zhi_ok Microchip MCU
DSP basic knowledge collection 3: Fixed-point operation of DSP chip
Chapter 3 Fixed-point operations of DSP chips3.1 Number calibrationIn fixed-point DSP chips, fixed-point numbers are used for numerical operations, and the operands are generally represented by intege...
呱呱 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 328  189  852  1928  2109  7  4  18  39  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号