5962R8973601V2A datasheet, PDF

Datasheet> All Categories > logic> logic> 5962R8973601V2A

5962R8973601V2A: DescriptionACT SERIES, QUAD 2-INPUT OR GATE, CQCC20, CERAMIC, LCC-20; Categorylogic logic; File Size19KB，6 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

5962R8973601V2A Overview

ACT SERIES, QUAD 2-INPUT OR GATE, CQCC20, CERAMIC, LCC-20

5962R8973601V2A Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	QCCN, LCC20,.35SQ
Reach Compliance Code	unknown
series	ACT
JESD-30 code	S-CQCC-N20
JESD-609 code	e0
length	8.89 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	OR GATE
MaximumI(ol)	0.024 A
Number of functions	4
Number of entries	2
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QCCN
Encapsulate equivalent code	LCC20,.35SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Prop。Delay @ Nom-Sup	7 ns
propagation delay (tpd)	7.5 ns
Certification status	Not Qualified
Schmitt trigger	NO
Filter level	MIL-PRF-38535 Class V
Maximum seat height	1.905 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb) - hot dipped
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
total dose	100k Rad(Si) V
width	8.89 mm
Base Number Matches	1

5962R8973601V2A Related Products

	5962R8973601V2A	5962-8973601VDA	5962-8973601V2A	5962-8973601VCA
Description	ACT SERIES, QUAD 2-INPUT OR GATE, CQCC20, CERAMIC, LCC-20	ACT SERIES, QUAD 2-INPUT OR GATE, CDFP14	ACT SERIES, QUAD 2-INPUT OR GATE, CQCC20	ACT SERIES, QUAD 2-INPUT OR GATE, CDIP14
package instruction	QCCN, LCC20,.35SQ	DFP,	QCCN,	DIP,
Reach Compliance Code	unknown	unknown	unknown	unknown
series	ACT	ACT	ACT	ACT
JESD-30 code	S-CQCC-N20	R-GDFP-F14	S-CQCC-N20	R-GDIP-T14
JESD-609 code	e0	e0	e0	e0
Logic integrated circuit type	OR GATE	OR GATE	OR GATE	OR GATE
Number of functions	4	4	4	4
Number of entries	2	2	2	2
Number of terminals	20	14	20	14
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED
encapsulated code	QCCN	DFP	QCCN	DIP
Package shape	SQUARE	RECTANGULAR	SQUARE	RECTANGULAR
Package form	CHIP CARRIER	FLATPACK	CHIP CARRIER	IN-LINE
propagation delay (tpd)	7.5 ns	7.5 ns	7.5 ns	7.5 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Filter level	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V
Maximum seat height	1.905 mm	2.032 mm	1.905 mm	5.08 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	NO
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb) - hot dipped	TIN LEAD	TIN LEAD	TIN LEAD
Terminal form	NO LEAD	FLAT	NO LEAD	THROUGH-HOLE
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	2.54 mm
Terminal location	QUAD	DUAL	QUAD	DUAL
width	8.89 mm	6.2865 mm	8.89 mm	7.62 mm
Base Number Matches	1	1	1	1
length	8.89 mm	-	8.89 mm	19.43 mm

Recommended Resources

Intelligent lighting control system application circuit design

R100RTD transmitter circuit

Connection method of parallel spectrum amplifier

Three-phase power supply phase sequence indicator circuit

Adding AV interface to color TV and TV-AV remote control conversion

Solar cell application circuit

Power supply related: I will share a small part of the power supply related content for everyone to learn...; 小子王 Power technology

Asynchronous set register: A register needs to be set asynchronously, so the Verilog expression is always @ (posedge clk or negedge set) ........ However, the value of this register is the basis for judgment of some circuits , ...; eeleader-mcu FPGA/CPLD

Working principle of Dickson charge pump in RFID literature: I have just started to design UHF RFID tags, and I am now studying the design of charge pumps or rectifiers. After reading the literature, I have picked out several articles that I think are worth rea...; 七月七日晴 RF/Wirelessly

Looking for Chinese information on lem lv25-p: I have a lv25-p module and want to change the location of use, but I don't know how high a voltage it can handle....; feilonglongg Industrial Control Electronics

103ZET6 expansion chip 5 1024K*16 SRAM problem: Can the addressing of 1024K*16 (16Mb) be achieved on a single chip?How to connect 5 chips?...; 王子花 stm32/stm8

67951795 09 Electronic Competition C Question Group: [i=s] This post was last edited by paulhyde on 2014-9-15 09:08 [/i] 67951795 09 Electronic Competition C Question Group...; yangyi1818 Electronics Design Contest

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components