5962-9218501M2A datasheet, PDF

Datasheet> All Categories > logic> logic> 5962-9218501M2A

5962-9218501M2A: DescriptionBus Driver, ACT Series, 2-Func, 4-Bit, True Output, CMOS, CQCC20,; Categorylogic logic; File Size231KB，17 Pages; Manufacturere2v technologies

Download Datasheet Parametric Compare View All

5962-9218501M2A Overview

Bus Driver, ACT Series, 2-Func, 4-Bit, True Output, CMOS, CQCC20,

5962-9218501M2A Parametric

Parameter Name	Attribute value
package instruction	QCCN, LCC20,.35SQ
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	OUTPUT ENABLE ACTIVE HIGH FOR ONE FUNCTION
Control type	ENABLE LOW/HIGH
series	ACT
JESD-30 code	S-CQCC-N20
JESD-609 code	e0
length	8.89 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
MaximumI(ol)	0.024 A
Number of digits	4
Number of functions	2
Number of ports	2
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QCCN
Encapsulate equivalent code	LCC20,.35SQ
Package shape	SQUARE
Package form	CHIP CARRIER
power supply	5 V
Prop。Delay @ Nom-Sup	8 ns
propagation delay (tpd)	8 ns
Certification status	Qualified
Filter level	38535Q/M;38534H;883B
Maximum seat height	1.905 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	TIN LEAD
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	QUAD
width	8.89 mm
Base Number Matches	1

Preview

Download Datasheet

View All

REVISIONS

LTR

DESCRIPTION

Update the boilerplate to current requirements as specified in MIL-PRF-38535.

Editorial changes throughout. – jak

Updated DC output current (ICC, IGND) in section 1.3, add source of supply

information cage 0C7V7. Update the boilerplate paragraphs to current

requirements as specified in MIL-PRF-38535. – jwc

DATE (YR-MO-DA)

06-09-05

13-03-25

APPROVED

Thomas M. Hess

REV

SHEET

REV

SHEET

REV STATUS

OF SHEETS

PMIC N/A

REV

SHEET

PREPARED BY

Thanh V. Nguyen

CHECKED BY

Thanh V. Nguyen

STANDARD

MICROCIRCUIT

DRAWING

THIS DRAWING IS AVAILABLE

FOR USE BY ALL

DEPARTMENTS

AND AGENCIES OF THE

DEPARTMENT OF DEFENSE

DLA LAND AND MARITIME

COLUMBUS, OHIO 43218-3990

http://www.landandmaritime.dla.mil

APPROVED BY

Monica L. Poelking

DRAWING APPROVAL DATE

94-06-08

MICROCIRCUIT, DIGITAL, ADVANCED

CMOS, OCTAL BUFFER/LINE DRIVER WITH

NONINVERTING THREE-STATE OUTPUTS,

TTL COMPATIBLE INPUTS, MONOLITHIC

SILICON

SIZE

CAGE CODE

AMSC N/A

REVISION LEVEL

67268

SHEET

5962-92185

1 OF 16

5962-E260-13

DSCC FORM 2233

APR 97

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part

of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the

solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 -

MIL-STD-1835 -

Test Method Standard Microcircuits.

Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 -

MIL-HDBK-780 -

List of Standard Microcircuit Drawings.

Standard Microcircuit Drawings.

(Copies of these documents are available online at

https://assist.dla.mil/quicksearch/

or from the Standardization Document

Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein.

Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)]

JESD20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed

CMOS Devices.

(Copies of these documents are available online at

http://www.jedec.org/

or from JEDEC – Solid State Technology

Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2701.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text

of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a

specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with

MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The

modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for

device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified

herein.

STANDARD

MICROCIRCUIT DRAWING

DLA LAND AND MARITIME

COLUMBUS, OHIO 43218-3990

DSCC FORM 2234

APR 97

SIZE

REVISION LEVEL

5962-92185

SHEET

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified

in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth tables. The truth tables shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Ground bounce load circuit and waveforms. The ground bounce test circuit and waveforms shall be as specified on

figure 4.

3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the

electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full

case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical

tests for each subgroup are defined in table I.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be

marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer

has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be

marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be

in accordance with MIL-PRF-38535, appendix A.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in

MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535

listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of

compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103

(see 6.6.2 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source

of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of

MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for

device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change for device class M. For device class M, notification to DLA Land and Maritime-VA of change of

product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 Verification and review for device class M. For device class M, DLA Land and Maritime, DLA Land and Maritime's agent,

and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore

documentation shall be made available onshore at the option of the reviewer.

3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit

group number 37 (see MIL-PRF-38535, appendix A).

STANDARD

MICROCIRCUIT DRAWING

DLA LAND AND MARITIME

COLUMBUS, OHIO 43218-3990

DSCC FORM 2234

APR 97

SIZE

REVISION LEVEL

5962-92185

SHEET

5962-9218501M2A Related Products

	5962-9218501M2A	5962-9218501MRA	5962-9218501MSA
Description	Bus Driver, ACT Series, 2-Func, 4-Bit, True Output, CMOS, CQCC20,	Bus Driver, ACT Series, 2-Func, 4-Bit, True Output, CMOS, CDIP20,	Bus Driver, ACT Series, 2-Func, 4-Bit, True Output, CMOS, CDFP20,
Reach Compliance Code	compliant	compliant	compliant
Other features	OUTPUT ENABLE ACTIVE HIGH FOR ONE FUNCTION	OUTPUT ENABLE ACTIVE HIGH FOR ONE FUNCTION	OUTPUT ENABLE ACTIVE HIGH FOR ONE FUNCTION
Control type	ENABLE LOW/HIGH	ENABLE LOW/HIGH	ENABLE LOW/HIGH
series	ACT	ACT	ACT
JESD-30 code	S-CQCC-N20	R-GDIP-T20	R-GDFP-F20
JESD-609 code	e0	e0	e0
Load capacitance (CL)	50 pF	50 pF	50 pF
Logic integrated circuit type	BUS DRIVER	BUS DRIVER	BUS DRIVER
MaximumI(ol)	0.024 A	0.024 A	0.024 A
Number of digits	4	4	4
Number of functions	2	2	2
Number of ports	2	2	2
Number of terminals	20	20	20
Maximum operating temperature	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C
Output characteristics	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED
encapsulated code	QCCN	DIP	DFP
Encapsulate equivalent code	LCC20,.35SQ	DIP20,.3	FL20,.3
Package shape	SQUARE	RECTANGULAR	RECTANGULAR
Package form	CHIP CARRIER	IN-LINE	FLATPACK
power supply	5 V	5 V	5 V
Prop。Delay @ Nom-Sup	8 ns	8 ns	8 ns
propagation delay (tpd)	8 ns	8 ns	8 ns
Certification status	Qualified	Qualified	Qualified
Filter level	38535Q/M;38534H;883B	38535Q/M;38534H;883B	38535Q/M;38534H;883B
Maximum seat height	1.905 mm	5.08 mm	2.286 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V
surface mount	YES	NO	YES
technology	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY
Terminal surface	TIN LEAD	TIN LEAD	TIN LEAD
Terminal form	NO LEAD	THROUGH-HOLE	FLAT
Terminal pitch	1.27 mm	2.54 mm	1.27 mm
Terminal location	QUAD	DUAL	DUAL
width	8.89 mm	7.62 mm	6.731 mm
Base Number Matches	1	1	1
package instruction	QCCN, LCC20,.35SQ	DIP, DIP20,.3	-
length	8.89 mm	24.51 mm	-

Recommended Resources

Photosensitive or thermal switch circuit

Power failure storage protection

OPT209 working time base basic connection circuit

Ultra-low drift ECG signal amplifier circuit

Computer motherboard circuit diagram 440BX_32

A digital power amplifier circuit

Embedded technology outsourcing group, welcome engineers from Beijing to join!: Hello everyone! Welcome all Beijing software and hardware engineers to join the "Embedded Technology Outsourcing Group" Group number: 48348107 The group will release some outsourcing information from ...; 山之鹰 Embedded System

PIC12F508 replaces the finished alarm and decodes the output (the original microcontroller is McCann 53A1P) assembly source program: The original alarm output used the McCann 10P53A1P. After using it for a few years, it could not be armed. It could be armed immediately after heating it with hot air for a few seconds. At first, I us...; lmtgd Microchip MCU

Ask about multi-channel signal logic operation and sampling issues: I have 128 input signals, and I need to perform AND operation on these 128 TTL level signals. Then, if the result of AND is low level, all 128 signals will be sampled immediately; if the result of AND...; hms2006 FPGA/CPLD

PCB Design Methods and Techniques (IV): 60. How does Mentor's PCB design software support BGA, PGA, COB and other packages? Mentor's Autoactive RE was developed from Veribest acquired through its acquisition and is the industry's first grid...; 程序天使 PCB Design

atmega16 and serial communication: #include iom16v.h#include macros.h#define uchar unsigned char#define uint unsigned int#define inbuf_len 4#define mclk 8000000#pragma interrupt_handler receive_char:12uint inbuf[3]={0};uint cc=0;uint i...; qing_zhi_ok Microchip MCU

DSP basic knowledge collection 3: Fixed-point operation of DSP chip: Chapter 3 Fixed-point operations of DSP chips3.1 Number calibrationIn fixed-point DSP chips, fixed-point numbers are used for numerical operations, and the operands are generally represented by intege...; 呱呱 DSP and ARM Processors

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components