EEWORLDEEWORLDEEWORLD

Part Number

Search

3CP0C024NSGE

Description
CMOS Output Clock Oscillator, 4MHz Nom, GREEN, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size146KB,2 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

3CP0C024NSGE Overview

CMOS Output Clock Oscillator, 4MHz Nom, GREEN, SMD, 4 PIN

3CP0C024NSGE Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Reach Compliance Codecompliant
Other featuresSTANDBY; TUBE; SUPPLY VOLTAGE 1.8 AND 2.5 V ALSO AVAILABLE
maximum descent time1.9 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
JESD-609 codee3
Manufacturer's serial number3CP0C02
Installation featuresSURFACE MOUNT
Nominal operating frequency4 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeCMOS
Output load4 pF
physical size5.0mm x 3.2mm x 0.85mm
longest rise time1.9 ns
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry45/55 %
Terminal surfaceMatte Tin (Sn)
Base Number Matches1
CrystalFree™ Oscillator
Ultra Low Power Oscillators
3CP0C02
PRELIMINARY DATA SHEET
Features
Frequency Range:
Output Type:
Frequency Tolerance:
Supply Voltage:
Power Consumption:
Standby Current:
Standard Package:
Operating Temperature:
4 to 133 MHz
CMOS
± 100 ppm
1.8 to 3.3 V
1.9 mA
(1.8 V)
< 1 uA
5.0 x 3.2 mm
0 to 70 °C
-20 to 70 °C
This product is rated “Green”, please contact
factory for environmental compliancy information
Specification
Specifications
Conditions
2.5 V
3.3 V
Nominal
4 to 133 MHz
See ordering code
± 100 ppm
Total Frequency Stability*
1.9 mA
2.0 mA
2.2 mA
Typical; No load condition; 25°C
1 uA
STBY# = GND
0.3 VDD (max)
At STBY# pin
0.7 VDD (min)
0.1 VDD (max)
I
OL
= - 1mA
0.9 VDD (min)
I
OH
= 1mA
2.75ns
2.3ns
1.9ns
20% to 80% x VDD. Output load (CL) = 4pF
45% / 55%
For frequencies < 100MHz;
SYM
Symmetry
40% / 60%
For frequencies > 100MHz;
Start-up time
T
ST
Output valid time after VDD meets the specified range & STBY# transition
100 us
Period Jitter
PJ
RMS
4pF load; 75MHz
17 ps
6 ps
5 ps
Cycle to Cycle Jitter
CCJ
MAX
120 ps
50 ps
40 ps
4pF load; 75MHz
* Stability over temperature, supply variation, 3x reflow, load variation, aging (10 years)
1.8 V
Parameter
Supply Voltage
Output Frequency
Frequency Stability
Supply Current
Quiescent Current
Input LOW level
Input HIGH level
Output LOW level
Output HIGH level
Rise/Fall Time
Symbol
VDD
F
OUT
F
STB
IDD
I
STBY
V
IL
V
IH
V
OL
V
OH
T
R
/T
F
Package Outline and Dimensions
Typical PCB Land Pattern
3.20 ±0.05
0.90 ±0.05
1.20 ±0.05
Pin #1 ID
Chamfer
0.5 x 45°
0.85 ±0.05
0.0-0.05
2.2
5.0 x 3.2
(mm)
STBY#
5.0 x 3.2mm
VDD
2.5
4L SMD
5.00 ±0.05
2.54
GND
0.203 Ref.
OUT
1.4
1.6
Top View
Bottom View
Side View
April 1, 2011
www.IDT.com
©2011 Integrated Device Technology, Inc

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 226  1726  1034  41  2279  5  35  21  1  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号