TAK7331207DH datasheet, PDF - EEWORLD Datasheet

TAK7331207DH: DescriptionSilicon Controlled Rectifier, 1884A I(T)RMS, 3300V V(RRM), 1 Element, TA2, 3 PIN; CategoryAnalog mixed-signal IC Trigger device; File Size205KB，2 Pages; ManufacturerPOWEREX; Websitehttp://www.pwrx.com/Home.aspx

Download Datasheet Parametric View All

TAK7331207DH Overview

Silicon Controlled Rectifier, 1884A I(T)RMS, 3300V V(RRM), 1 Element, TA2, 3 PIN

Parameter Name	Attribute value
Maker	POWEREX
package instruction	DISK BUTTON, O-CEDB-N2
Contacts	3
Reach Compliance Code	unknown
ECCN code	EAR99
Configuration	SINGLE
Maximum DC gate trigger current	70 mA
JESD-30 code	O-CEDB-N2
Number of components	1
Number of terminals	2
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	ROUND
Package form	DISK BUTTON
Certification status	Not Qualified
Maximum rms on-state current	1884 A
Repeated peak reverse voltage	3300 V
surface mount	YES
Terminal form	NO LEAD
Terminal location	END
Trigger device type	SCR
Base Number Matches	1

Some considerations for DSP hardware design: This article is from DSP Exchange Network************************************************************************************************ Clock circuit selection principles 1. When multiple clock sign...; songbo DSP and ARM Processors

【Share your experience】 First time learning about Hercules: The Hercules product architecture uses the proven ARMCortex-R4F CPU, which uses a tightly coupled memory configuration. The Cortex-R4fCPU is implemented with a detector in a lockstep configuration. Th...; KevinLee Microcontroller MCU

Show off my lm3s application: The purpose of my PCB diagram: 1. Simple potentiometer voltage acquisition 2. The temperature inside the chip is collected by 18b20. When the temperature is too high, the relay is driven to light up t...; zsxchina Microcontroller MCU

FPGA beginners ask for help with Verilog test code: Dear veterans, I am learning Verilog/FPGA recently. Currently, I am following the tutorial provided by the development board seller to write code to get familiar with FPGA development. However, I rece...; lingking FPGA/CPLD

Comparison between MDK and ADS: [table=98%][tr][td][table=98%][tr][td][table=98%][tr][td][table=90%][tr][td][table=95%][tr][td=3,1][font=宋体]1[/font][font=宋体]) ADS was phased out in 2000, and ARM stopped production in 2001. [/font] [...; ye0217 Embedded System

Implementation of AGC in Ultrasonic Gas Flow Meter Based on FPGA: Implementation of AGC in Ultrasonic Gas Flow Meter Based on FPGA...; 雷北城 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components