EEWORLDEEWORLDEEWORLD

Part Number

Search

M27C801-100F1X

Description
1M X 8 UVPROM, 100 ns, CDIP32
Categorystorage    storage   
File Size116KB,16 Pages
ManufacturerSTMicroelectronics
Websitehttp://www.st.com/
Environmental Compliance
Download Datasheet Parametric View All

M27C801-100F1X Overview

1M X 8 UVPROM, 100 ns, CDIP32

M27C801-100F1X Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Parts packaging codeDIP
package instructionFRIT SEALED, WINDOWED, CERAMIC, DIP-32
Contacts32
Reach Compliance Codecompli
ECCN codeEAR99
Maximum access time100 ns
I/O typeCOMMON
JESD-30 codeR-GDIP-T32
JESD-609 codee3
length41.885 mm
memory density8388608 bi
Memory IC TypeUVPROM
memory width8
Number of functions1
Number of terminals32
word count1048576 words
character code1000000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize1MX8
Output characteristics3-STATE
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeWDIP
Encapsulate equivalent codeDIP32,.6
Package shapeRECTANGULAR
Package formIN-LINE, WINDOW
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
Maximum seat height5.97 mm
Maximum standby current0.0001 A
Maximum slew rate0.035 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width15.24 mm
Base Number Matches1
M27C801
8 Mbit (1Mb x 8) UV EPROM and OTP EPROM
s
5V ± 10% SUPPLY VOLTAGE in READ
OPERATION
ACCESS TIME: 45ns
LOW POWER CONSUMPTION:
– Active Current 35mA at 5MHz
– Standby Current 100µA
1
32
s
s
32
1
s
s
s
PROGRAMMING VOLTAGE: 12.75V ± 0.25V
PROGRAMMING TIME: 50µs/word
ELECTRONIC SIGNATURE
– Manufacturer Code: 20h
– Device Code: 42h
FDIP32W (F)
PDIP32 (B)
DESCRIPTION
The M27C801 is an 8 Mbit EPROM offered in the
two ranges UV (ultra violet erase) and OTP (one
time programmable). It is ideally suited for applica-
tions where fast turn-around and pattern experi-
mentation are important requirements and is
organized as 1,048,576 by 8 bits.
The FDIP32W (window ceramic frit-seal package)
has transparent lid which allows the user to ex-
pose the chip to ultraviolet light to erase the bit pat-
tern. A new pattern can then be written to the
device by following the programming procedure.
For applications where the content is programmed
only one time and erasure is not required, the
M27C801 is offered in PDIP32, PLCC32 and
TSOP32 (8 x 20 mm) packages.
PLCC32 (K)
TSOP32 (N)
8 x 20 mm
Figure 1. Logic Diagram
VCC
20
A0-A19
8
Q0-Q7
E
GVPP
M27C801
VSS
AI01267
September 2000
1/16
vxworks loading problem
MPC8245 CPU board, with an 8139 network card attached through the bottom PCI board, after booting, it cannot download images from the network. The link and data lights of the network card are on, the ...
lifengstar Real-time operating system RTOS
MSP430 Introduction and Software Installation
[i=s]This post was last edited by Hot Ximixiu on 2020-7-7 21:07[/i]There are many MCUs on the market now, including the more basic 51 MCU, which appeared earlier and has relatively more information. 4...
火辣西米秀 Microcontroller MCU
Watchdog timer (very clear).
Watchdog timer (very clear). Very clear explanation of the watchdog....
安_然 DSP and ARM Processors
Free D78F1203 information
[i=s] This post was last edited by paulhyde on 2014-9-15 09:17 [/i] Free D78F1203 information, all in English, and no specific pin information, but there is an introduction to it, I believe it will be...
Yound Electronics Design Contest
Fingerprint reader options
At present, the fingerprint readers available on the market are mainly divided into two categories according to the different fingerprint sensors, namely: optical fingerprint readers represented by Zh...
ssbrida Industrial Control Electronics
FPGA Implementation of Digital Frequency Synthesizer
[b]Abstract: [/b]The principle of DDFS and the main features of ACEX 1K, an FPGA device of Altera, are introduced. The working principle, design ideas, circuit structure and simulation results of the ...
alexa FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 681  1130  1884  1133  1738  14  23  38  35  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号