DS1040Z-100+ datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> DS1040Z-100+

DS1040Z-100+: DescriptionPULSE GENERATOR DELAY LINE, COMPLEMENTARY OUTPUT, PDSO8, 0.150 INCH, SOIC-8; Categorylogic logic; File Size827KB，7 Pages; ManufacturerRochester Electronics; Websitehttps://www.rocelec.com/; Environmental Compliance

Download Datasheet Parametric View All

DS1040Z-100+ Overview

PULSE GENERATOR DELAY LINE, COMPLEMENTARY OUTPUT, PDSO8, 0.150 INCH, SOIC-8

DS1040Z-100+ Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Rochester Electronics
Parts packaging code	SOIC
package instruction	SOP,
Contacts	8
Reach Compliance Code	unknown
Other features	SILICON PULSE GENERATOR; PULSE WIDTH CHANGE PER STEP = 20NS
series	CMOS/TTL
Input frequency maximum value (fmax)	6.66667 MHz
JESD-30 code	R-PDSO-G8
JESD-609 code	e3
length	4.9 mm
Logic integrated circuit type	PULSE GENERATOR DELAY LINE
Humidity sensitivity level	1
Number of functions	1
Number of taps/steps	5
Number of terminals	8
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	COMPLEMENTARY
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260
programmable delay line	YES
Certification status	COMMERCIAL
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	MATTE TIN
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3.9 mm
Base Number Matches	1

Preview

Download Datasheet

View All

D ts e t

aa h e

R c e t r lc r nc

o h se Ee to is

Ma u a t r dCo o e t

n fc u e

mp n n s

R c e tr b a d d c mp n ns ae

o h se rn e

o oet r

ma ua trd u ig ete dewaes

n fcue sn i r i/ fr

p rh s d f m te oiia s p l r

uc a e r

o h r n l u pi s

o R c e tr waes rce td f m

r o h se

fr e rae r

te oiia I. Al rce t n ae

r nl P

l e rai s r

d n wi tea p o a o teOC

o e t h p rv l f h

P r aetse u igoiia fcoy

at r e td sn r n la tr

ts p o rmso R c e tr e eo e

e t rga

r o h se d v lp d

ts s lt n t g aa te p o u t

e t oui s o u rne

rd c

me t o e c e teOC d t s e t

es r x e d h

M aa h e.

Qu l yOv riw

e ve

• IO- 0 1

S 90

•A 92 cr ct n

S 1 0 et ai

• Qu l e Ma ua trr Ls (

ai d

n fcues it QML MI- R -

) LP F

385

•C a sQ Mitr

lay

•C a sVS a eL v l

p c ee

• Qu l e S p l r Ls o D sr uos( L )

ai d u pi s it f it b tr QS D

•R c e trsacic l u pir oD A a d

o h se i

r ia s p l t L n

me t aln u t a dD A sa d r s

es lid sr n L tn ad .

R c e tr lcrnc , L i c mmi e t

o h se Ee t is L C s o

tdo

s p ligp o u t ta s t f c so r x e t-

u pyn rd cs h t ai y u tme e p ca

t n fr u lya daee u loto eoiial

i s o q ai n r q a t h s r n l

s p l db id sr ma ua trr.

u pi

e yn ut

y n fcues

T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e

h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c

a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n

n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -

isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -

c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a

t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g

i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu

r xmu ai s

ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig

y e a e n rd c c aa tr t , e in smuai , r a l e t .

z o

0 3 ohs E cr i , L . lRg s eevd 7 1 0 3

e e oc

T l r m r, l s v iw wrcl . m

o e n oe p ae it w . e c o

o ec

Recommended Resources

Infrared remote control switcha

One of the series-type regulated power supply circuit protection circuits

Lighting delay-off circuit using thyristors Part 2

Eight levels of optional DC stabilized power supply circuit

Simple stepless speed regulator circuit

Wiring diagram for dual power supply

Who wants some of my roommate's books?: ...; nwx8899 Buy&Sell

FPGA process block trigger: I recently read an article that said that in FPGA, it is best to trigger all process blocks with the system clock. For example, when the digital tube is dynamically displayed, the frequency of the sel...; lupengpeng FPGA/CPLD

[STM32F7 League of Legends Competition] Reflective blood oxygen heart rate signal acquisition and monitoring recording system-design summary: [i=s]This post was last edited by nemo1991 on 2016-3-5 20:39[/i] [align=left][align=left]Time flies. I saw the event on forum F7 at the beginning of the semester and decided to participate. It took me...; nemo1991 stm32/stm8

Wuhan Yitiannuo is recruiting sales engineers: [align=center][font=微软雅黑][size=6]Wuhan Yitiannuo sincerely recruits sales engineers[/size][/font][/align] [b]Job responsibilities:[/b][p=25, 2, left]1. Regularly complete the sales tasks assigned by t...; LunaEternal Talking about work

Schedule of the 2015 National Undergraduate Electronic Design Competition: [align=left][size=5][color=#0000ff]The national competition is about to begin! If you are still unclear about the specific arrangements for the national competition, please check it out [/color][/size...; wsxzaq Electronics Design Contest

LVDS Receive: I am using Cyclone V FPGA to receive 8-channel differential data, 12bit, 600M data rate. The data received by LVDS_RX core is incorrect. The 8-channel data is not synchronized. Can anyone tell me how ...; BIT_Wang FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components