EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-9561307HYA

Description
Standard SRAM, 512KX8, 35ns, CMOS, CDIP32, 0.600 INCH, CERAMIC, DIP-32
Categorystorage    storage   
File Size136KB,17 Pages
ManufacturerMicross
Websitehttps://www.micross.com
Download Datasheet Parametric View All

5962-9561307HYA Overview

Standard SRAM, 512KX8, 35ns, CMOS, CDIP32, 0.600 INCH, CERAMIC, DIP-32

5962-9561307HYA Parametric

Parameter NameAttribute value
Parts packaging codeDIP
package instructionDIP, DIP32,.6
Contacts32
Reach Compliance Codecompliant
ECCN code3A001.A.2.C
Maximum access time35 ns
Other featuresBATTERY BACKUP
I/O typeCOMMON
JESD-30 codeR-CDIP-T32
JESD-609 codee0
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals32
word count524288 words
character code512000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize512KX8
Output characteristics3-STATE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP32,.6
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
power supply5 V
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum seat height7.493 mm
Maximum standby current0.007 A
Minimum standby current2 V
Maximum slew rate0.16 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width15.24 mm
Base Number Matches1
SRAM
AS5C4008
512K x 8 SRAM
SRAM MEMORY ARRAY
AVAILABLE AS MILITARY
SPECIFICATION
• SMD 5962-95600
• SMD 5962-95613
• MIL STD-883
PIN ASSIGNMENT
(Top View)
32-Pin DIP (CW), 32-Pin LCC (EC)
32-Pin SOJ (ECJ)
A18
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
Vss
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
Vcc
A15
A17
WE\
A13
A8
A9
A11
OE\
A10
CE\
I/O7
I/O6
I/O5
I/O4
I/O3
FEATURES
High Speed: 12, 15, 17, 20, 25, 35 and 45ns
High-performance, low power military grade device
Single +5V ±10% power supply
Easy memory expansion with CE\ and OE\ options
All inputs and outputs are TTL-compatible
Ease of upgradability from 1 Meg using the 32 pin
evolutionary version.
OPTIONS
Timing
12ns access
15ns access
17ns access
20ns access
25ns access
35ns access
45ns access
Operating Temperature Range
Military: -55
o
C to +125
o
C
Industrial: -40
o
C to +85
o
C
Packages
Ceramic Dip (600 mil)
Ceramic Flatpack
Ceramic LCC
Ceramic SOJ
• Options
2V data retention/ low power
MARKING
-12
-15
-17
-20
-25
-35
-45
XT
IT
CW
F
EC
ECJ
L
No. 112
No. 304
No. 209
No. 502
32-Pin Flat Pack (F)
A18
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
Vss
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
Vcc
A15
A17
WE\
A13
A8
A9
A11
OE\
A10
CE\
I/O7
I/O6
I/O5
I/O4
I/O3
NOTE:
Not all combinations of operating temperature, speed, data retention and
low power are necessarily available. Please contact factory for availability of specific
part number combinations.
GENERAL DESCRIPTION
The AS5C4008 is a 4 megabit monolithic CMOS SRAM, orga-
nized as a 512K x 8.
The evolutionary 32 pin device allows for easy upgrades from
the 1 meg SRAM.
For flexibility in high-speed memory applications, Micross of-
fers chip enable (CE\) and output enable (OE\) capabilities. These
enhancements can place the outputs in High-Z for additional flexibility
in system design.
Writing to these devices is accomplished when write enable
(WE\) and CE\ inputs are both LOW. Reading is accomplished when
WE\ remains HIGH and CE\ and OE\ go LOW. This allows systems
designers to meet low standby power requirements.
All devices operate from a single +5V power supply and all inputs
are fully TTL-Compatible.
AS5C4008
Rev. 6.4 01/10
For more products and information
please visit our web site at
www.micross.com
Micross Components reserves the right to change products or specifications without notice.
1
Newbie needs help, what is the difference between P1OUT=BIT0 and P1OUT|=BIT0
What is the difference between P1OUT=BIT0 and P1OUT|=BIT0?...
无酒亦醉 Microcontroller MCU
Dedication of two high-power LED structure diagrams
Share with everyone...
探路者 LED Zone
USB interface chip CY7C68013 (4)
[align=left][color=rgb(51, 51, 51)][font=Arial, Helvetica, sans-serif, 脣脦脤莽][size=12px]When developing a project using a USB chip, you must get the following three things done: "firmware, host compute...
chenzhufly FPGA/CPLD
Transistor Data
Transistor Data...
lorant PCB Design
f769 review basic driver chapter - watchdog
[i=s]This post was last edited by star_66666 on 2017-1-3 23:00[/i] From page1077 of rm, I saw the following description: The independent watchdog (IWDG) is clocked by its own dedicated low-speed clock...
star_66666 stm32/stm8
About the triggering problem of monostable chip CD4098
The circuit is as shown in the figure. B1 and B2 are 0~10V rising edge signals, C1 and C2 are corresponding output signals, and then C1 and C2 output Q through an OR gate (not shown in the figure). No...
xhd1099924128 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 313  1081  2571  524  1272  7  22  52  11  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号