EEWORLDEEWORLDEEWORLD

Part Number

Search

3GV14D-150T-FREQ

Description
LVCMOS Output Clock Oscillator, 50.01MHz Min, 200MHz Max, ROHS COMPLIANT PACKAGE-14/4
CategoryPassive components    oscillator   
File Size115KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GV14D-150T-FREQ Overview

LVCMOS Output Clock Oscillator, 50.01MHz Min, 200MHz Max, ROHS COMPLIANT PACKAGE-14/4

3GV14D-150T-FREQ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompliant
Maximum control voltage2.31 V
Minimum control voltage0.99 V
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability25%
linearity10%
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency200 MHz
Minimum operating frequency50.01 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVCMOS
Output load15 pF
physical size20.2mm x 12.8mm x 5.08mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
14 pin Dual-in-Line
Frequency range 50.01MHz to 200MHz
LVCMOS Output
Supply Voltage 3.3 VDC
High Q fundamental mode crystal
Low jitter multiplier circuit
Low unit cost
OUTLINE & DIMENSIONS
DESCRIPTION
GV14 VCXOs, are packaged in an industry-standard, 14 pin Dual in
Line package. The VCXO incorporates a high Q fundamental mode
crystal and a low jitter multiplier circuit.
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
Integrated Phase Jitter:
Period Jitter RMS:
Period Jitter Peak to peak:
Phase Noise:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Temperature Stability:
Output Load:
Start-up Time:
Duty Cycle:
Rise/Fall Times:
Current Consumption:
Linearity:
Modulation Bandwidth:
Input Impedance:
Slope Polarity:
(Transfer function)
GV14 VCXO
50.01MHz ~ 200.0MHz
Storage Temperature:
Ageing:
Enable/Disable (Tristate):
RoHS Status:
50.01MHz to 200.0MHz
3.3 VDC ±5%
LVCMOS
2.3ps typical, 4.0ps maximum
(for 155.250MHz)
4.0ps typical (for 155.250MHz)
27.0ps typical (for 155.250MHz)
See table below
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
90% Vdd minimum
10% Vdd maximum
From ±30ppm to ±150ppm
See table
15pF
10ms maximum, 5ms typical
50% ±5% measured at 50% Vdd
1.2ns typical (15pF load)
25mA maximum (15pF load)
10% maximum, 6% typical
25kHz minimum
2 MW minimum
Monotonic and Positive. (An
increase of control voltage
always increases output
frequency.)
-50° to +100°C
±5ppm per year maximum
Not available (4
pad package)
Fully compliant
PHASE NOISE
Offset
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
Frequency 155.25MHz
-65dBc/Hz
-95dBc/Hz
-120dBc/Hz
-125dBc/Hz
-121dBc/Hz
-120dBc/Hz
-140dBc/Hz
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
PART NUMBERING
Example:
3GV14B-80N-156.25
Supply Voltage
3 = +3.3V
Series Designator
GV14
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
AT keyboard interface information
...
qin552011373 MCU
The third episode of breathing light messed up, how to do Linux development?
[i=s]This post was last edited by astwyg on 2014-7-12 23:23[/i] [p=24, null, left][backcolor=rgb(255, 255, 255)][font=Lato, sans-serif][size=16px]In response to the boss's call, I tried to write a bre...
astwyg Embedded System
Diode selection help
I'm looking for a diode model that generates less heat recently, but the best one I've tried is the Schottky SS34. I've looked for other models but I haven't found any better than the SS34 just by loo...
雨后的梧桐 Analog electronics
Encoder Problems
[backcolor=rgb(222, 240, 251)]I designed an encoder circuit, the circuit is as follows: [/backcolor][backcolor=rgb(222, 240, 251)]Afterwards, when I turned the encoder, there were waveforms on both en...
chenbingjy stm32/stm8
Advice from an old engineer to science and engineering students
Plan your own path carefully, don't just follow your feelings! According to personal ideal decision-making arrangements, most people do not expect to become academicians or professors, but hope to liv...
张无忌1987 FPGA/CPLD
Effect of the CPL bit in the ST1 register
[size=4] The CPL bit is the compilation mode control bit, which indicates which pointer is used for relative direct addressing. When CPL=0, the page pointer DP is used; when CPL=1, the stack pointer S...
Jacktang Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 214  1046  482  267  1800  5  22  10  6  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号