EEWORLDEEWORLDEEWORLD

Part Number

Search

3GPF62A-150M-60.000

Description
LVPECL Output Clock Oscillator, 60MHz Nom, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size120KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Download Datasheet Parametric View All

3GPF62A-150M-60.000 Overview

LVPECL Output Clock Oscillator, 60MHz Nom, SMD, 6 PIN

3GPF62A-150M-60.000 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
Maximum control voltage2 V
Minimum control voltage1.3 V
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability25%
Installation featuresSURFACE MOUNT
Nominal operating frequency60 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVPECL
Output load50 OHM
physical size11.4mm x 9.6mm x 2.5mm
longest rise time0.7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
11.4 x 9.6 x 2.5mm SMD VCXO
Frequency range 38MHz to 640MHz
LVPECL Output
Supply Voltage 3.3 VDC
Phase jitter 0.4ps typical (12kHz ~ 20MHz)
Pull range from ±30ppm to ±150ppm
DESCRIPTION
GPF62 PECL output VCXOs are packaged in 6 pad 7mm x 5mm SMD.
Typical phase jitter for GPF series VCXOs is 0.4 ps (at 156.250MHz)
Applications include PLL, SONET/ATM, set-top boxes, MPEG ,
audio/video modulation, video game consoles and HDTV.
GPF62 PECL VCXO
38.0MHz to 640.0MHz
OUTLINE & DIMENSIONS
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter:
Peak to Peak Jitter:
Integrated Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
38.0MHz to 640.0MHz
3.3 VDC ±5%
LVPECL
3.0ps typical
20.0ps typical, 30.0ps maximum
0.4ps typical, 5.0ps maximum
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
Vdd-1.025V minimum
Vdd-0.880V maximum
Vdd-1.810V minimum
Vdd-1.620V maximum
From ±30ppm to ±150ppm
1.65 ±0.35 Volts
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
10ms maximum, 5ms typical
65mA max.
80mA max.
90mA max.
2kV maximum
-55° to +150°C
±2ppm per year maximum
Compliant and lead (Pb) free
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption
38 to 100MHz:
100.01 to 320MHz:
320.01 to 640MHz:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
FREQUENCY STABILITY
PHASE NOISE at 156.250MHz
Offset:
10Hz 100Hz
dBc/Hz:
-62
-92
1kHz
-120
10kHz
-132
100kHz 1MHz 10MHz
-128
-140
-150
PHASE NOISE at 155.520MHz
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
ENABLE/DISABLE FUNCTION
Tristate Pad Output Status
Status
Not connected LVPECL and Complimentary LVPECL enabled
Below 0.3Vdd Both outputs are disabled (high impedance)
Above 0.7Vdd
Both outputs are enabled
Offset:
10Hz 100Hz
dBc/Hz:
-60
-90
PART NUMBERING
Example:
1kHz
-115
10kHz
-125
100kHz 1MHz 10MHz
-119
-120
-140
3 GPF62 B-80N-60.000
Supply Voltage
3 = +3.3V
Series Designator
GPF62
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
【Showing goods】The second wave
This time I just cleaned up the dust because many of them have been there for a long time. I wonder if I am a "miser"???This content is originally created by EEWORLD forum user ddllxxrr . If you want ...
ddllxxrr Special Edition for Assessment Centres
EEWORLD University ---- HVI Series: Mastering the Art and Fundamentals of High Voltage Gate Driver Design
HVI Series: Master the Art and Fundamentals of High Voltage Gate Driver Design : https://training.eeworld.com.cn/course/5090...
hi5 Power technology
The downtime of WIDGET_GraphYT running emWin on F7
[i=s] This post was last edited by swisor on 2015-10-13 15:23 [/i] I have been using emWin these days. The emWin routines in the ST development kit are not very powerful (what else is there except a H...
swisor stm32/stm8
Kernel porting
[align=left]Raw OS has been successfully ported to multiple chips, including arm 9, cortex-m0, cortex-m4, cortex-m3, mips32 and so on. Two chips were implemented with great emphasis, the first is s3c2...
凌海滨 Embedded System
TI's new MCU is coming: 10 times the computing power of previous flash-based MCUs, are you excited?
MCU appearance, processor-level computing performance, This new product from TI seems to be very powerful. Are you attracted by it? Do you want to test it?TI Sitara AM2x MCU combines processor-level c...
nmg Microcontroller MCU
When drawing the package in Allegro PCB, is the coordinate origin taken as the first pin of the chip or the physical center of the chip?
1. What is the difference between the two when mounting? 2. Can these two different packaging methods be used on the same PCB board? 3. Can they be easily changed (the coordinate origin is changed aft...
feaven PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1347  851  200  2604  1041  28  18  5  53  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号